

FDS6675A

30V P-Channel PowerTrench® MOSFET

General Description


This P-Channel MOSFET is a rugged gate version of Fairchild Semiconductor's advanced PowerTrench process. It has been optimized for power management applications requiring a wide range of gate drive voltage ratings (4.5V-25V).


Applications

- Power management
- Load switch
- · Battery protection

Features

- -11 A, -30 V $R_{DS(ON)} = 13 \text{ m}\Omega$ @ $V_{GS} = -10 \text{ V}$ $R_{DS(ON)} = 19 \text{ m}\Omega$ @ $V_{GS} = -4.5 \text{ V}$
- Low gate charge
- · Fast switching speed
- High performance trench technology for extremely low $R_{\mbox{\scriptsize DS(ON)}}$
- High power and current handling capability





$\textbf{Absolute Maximum Ratings} \underline{\quad } \textbf{T}_{A} = 25 \text{°C unless otherwise noted}$

Symbol	Parameter		Ratings	Units
V _{DSS}	Drain-Source Voltage		-30	V
V _{GSS}	Gate-Source Voltage		±25	V
I _D	Drain Current - Continuous	(Note 1a)	–11	Α
	- Pulsed		– 50	
P _D	Power Dissipation for Single Operation	(Note 1a)	2.5	W
		(Note 1b)	1.2	
		(Note 1c)	1	
T _J , T _{STG}	Operating and Storage Junction Temperat	ture Range	-55 to +175	°C

Thermal Characteristics


$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1a)	50	°C/W
$R_{\theta JA}$	Thermal Resistance, Junction-to-Ambient	(Note 1c)	125	°C/W
R _{θJC}	Thermal Resistance, Junction-to-Case	(Note 1)	25	°C/W

Package Marking and Ordering Information

Device Marking	Device	Reel Size	Tape width	Quantity
FDS6675A	FDS6675A	13"	12mm	2500 units

Symbol	Parameter	Test Conditions	Min	Тур	Max	Units
Off Cha	racteristics					
BV _{DSS}	Drain-Source Breakdown Voltage	$V_{GS} = 0 \text{ V}, I_{D} = -250 \mu\text{A}$	-30			V
ΔBV _{DSS} ΔT _J	Breakdown Voltage Temperature Coefficient	$I_D = -250 \mu\text{A}$, Referenced to 25°C		-23		mV/°C
I _{DSS}	Zero Gate Voltage Drain Current	$V_{DS} = -24 \text{ V}, V_{GS} = 0 \text{ V}$			-10	μΑ
I _{GSS}	Gate-Body Leakage	$V_{GS} = \pm 25 \text{ V}, V_{DS} = 0 \text{ V}$			±100	nA
On Char	racteristics (Note 2)					
$V_{GS(th)}$	Gate Threshold Voltage	$V_{DS} = V_{GS}, I_{D} = -250 \mu\text{A}$	-1	-1.6	-3	V
$\Delta V_{GS(th)}$ ΔT_J	Gate Threshold Voltage Temperature Coefficient	$I_D = -250 \mu A$, Referenced to 25°C		5		mV/°C
R _{DS(on)}	Static Drain-Source	$V_{GS} = -10 \text{ V}, \qquad I_{D} = -11 \text{ A}$		10	13	mΩ
	On–Resistance	$V_{GS} = -4.5 \text{ V}, I_{D} = -9 \text{ A}$		15	19	
		V_{GS} = -10 V, I_D = -11 A, T_J =125°C		14	18	
I _{D(on)}	On-State Drain Current	$V_{GS} = -10 \text{ V}, V_{DS} = -5 \text{ V}$	-50			Α
g _{FS}	Forward Transconductance	$V_{DS} = -5 \text{ V}, \qquad I_{D} = -11 \text{ A}$		34		S
Dvnami	c Characteristics					
C _{iss}	Input Capacitance	$V_{DS} = -15 \text{ V}, V_{GS} = 0 \text{ V},$		2330		pF
Coss	Output Capacitance	f = 1.0 MHz		610		pF
C _{rss}	Reverse Transfer Capacitance			300		pF
Rg	Gate Resistance	V_{GS} =15 mV f= 1.0 MHz		4		mΩ
	ng Characteristics (Note 2)					
Switchir				14	25	ns
	Turn-On Delay Time	V ₂₂ = -15 V I ₂ = -1 Δ		12	22	ns
d(on)	<u>. </u>	$V_{DD} = -15 \text{ V}, \qquad I_D = -1 \text{ A},$ $V_{CS} = -10 \text{ V}, \qquad R_{CEN} = 6 \Omega$				
d(on)	Turn-On Delay Time Turn-On Rise Time			70	110	ns
d(on) r	Turn-On Delay Time					ns ns
d(on) tr d(off)	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time	$V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$		70	110	
Switchir t _{d(on)} t _r t _{d(off)} t _f Q _g Q _{gs}	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time			70	110 60	ns
t _{d(on)} tr t _{d(off)} t _f Q _g	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge	$V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DS} = -15 \text{ V}, \qquad I_{D} = -11 \text{ A},$		70 37 24	110 60	ns nC
d(on) d(off) f Q Q g Q gs	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge	$V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DS} = -15 \text{ V}, \qquad I_{D} = -11 \text{ A},$ $V_{GS} = -5 \text{ V}$		70 37 24 6	110 60	ns nC nC
d(on) r r r r r r r r r r r r r r r r r r	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge	$V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DS} = -15 \text{ V}, \qquad I_D = -11 \text{ A},$ $V_{GS} = -5 \text{ V}$ and Maximum Ratings		70 37 24 6	110 60	ns nC nC
td(on) tr td(off) tr Qq Qgs Qgd	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge Ource Diode Characteristics a	$V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DS} = -15 \text{ V}, \qquad I_D = -11 \text{ A}, \qquad V_{GS} = -5 \text{ V}$ and Maximum Ratings Diode Forward Current		70 37 24 6	110 60 34	ns nC nC nC
t _{d(on)} t _r t _{d(off)} t _f Q _g Q _{gs} Q _{gd}	Turn-On Delay Time Turn-On Rise Time Turn-Off Delay Time Turn-Off Fall Time Total Gate Charge Gate-Source Charge Gate-Drain Charge ource Diode Characteristics a	$V_{GS} = -10 \text{ V}, \qquad R_{GEN} = 6 \Omega$ $V_{DS} = -15 \text{ V}, \qquad I_D = -11 \text{ A}, \qquad V_{GS} = -5 \text{ V}$ and Maximum Ratings Diode Forward Current		70 37 24 6 9	110 60 34 -2.1	ns nC nC nC

^{1.} R_{BJA} is the sum of the junction-to-case and case-to-ambient thermal resistance where the case thermal reference is defined as the solder mounting surface of the drain pins. R_{BJC} is guaranteed by design while R_{BCA} is determined by the user's board design.



a) 50°C/W when mounted on a 1in² pad of 2 oz copper



b) 105°C/W when mounted on a .04 in² pad of 2 oz copper



c) 125°C/W when mounted on a minimum pad.

Scale 1:1 on letter size paper

2. Pulse Test: Pulse Width < $300\mu s$, Duty Cycle < 2.0%

Typical Characteristics




Figure 1. On-Region Characteristics.




Figure 3. On-Resistance Variation with Temperature.




Figure 5. Transfer Characteristics.




Figure 2. On-Resistance Variation with Drain Current and Gate Voltage.




Figure 4. On-Resistance Variation with Gate-to-Source Voltage.





Figure 6. Body Diode Forward Voltage Variation with Source Current and Temperature.

Typical Characteristics








Figure 7. Gate Charge Characteristics.








Figure 9. Maximum Safe Operating Area.

Figure 10. Single Pulse Maximum Power Dissipation.




Figure 11. Transient Thermal Response Curve.

Thermal characterization performed using the conditions described in Note 1c. Transient thermal response will change depending on the circuit board design.

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

ACEx™	FACT™	ImpliedDisconnect™	PACMAN™	SPM™
ActiveArray™	FACT Quiet Series™	ISOPLANAR™	POP™	Stealth™
Bottomless™	FAST®	LittleFET™	Power247™	SuperSOT™-3
CoolFET™	FASTr™	MicroFET™	PowerTrench®	SuperSOT™-6
CROSSVOLT™	FRFET™	MicroPak™	QFET™	SuperSOT™-8
DOME™	GlobalOptoisolator™	MICROWIRE™	QS™	SyncFET™
EcoSPARK™	GTO™ .	MSX™	QT Optoelectronics™	TinyLogic [®]
E ² CMOS TM	HiSeC™	MSXPro™	Quiet Series™	TruTranslation™
EnSigna™	I ² C TM	OCX™	RapidConfigure™	UHC™
Across the board.	Around the world.™	OCXPro™	RapidConnect™	UltraFET [®]
The Power Franch	nise™	OPTOLOGIC®	SILENT SWITCHER®	VCX™
Programmable Ac	tive Droop™	OPTOPLANAR™	SMART START™	

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the
- A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS

Definition of Terms

Datasheet Identification	Product Status	Definition
Advance Information	Formative or In Design	This datasheet contains the design specifications for product development. Specifications may change in any manner without notice.
Preliminary	First Production	This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
No Identification Needed	Full Production	This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design.
Obsolete	Not In Production	This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only.