

Si5351A Datasheet Addendum

Device Specification Summary for Si5351A-B04486-GT

Created on: Tuesday, April 21, 2015 automatically by Addendum Generator 6.3 (Build: March 5, 2014)

I²C-PROGRAMMABLE ANY-FREQUENCY CMOS CLOCK GENERATOR

nternal Load Capacitance (pF): 10 SSC: Disabled	Device Pinout	
Default I2C address: 0x62	Pin #	Description
	1	VDD
utput Clock Configuration: LK0 (MHz): 49.152000000 from PLLA	2	ХА
CLK1 (MHz): 24.000000000 from PLLB	3	ХВ
LK2 (MHz): 45.158400000 from PLLB	4	SCL
Output Driver Configuration: CLK0: Powered on, Not inverted, Drive strength = b01 , Output disable	5	SDA
	6	CLK2
ate = Low,Clock Source = b11	7	VDDO
_K1: Powered on, Not inverted, Drive strength = b01 , Output disable ate = Low,Clock Source = b11	8	GND
CLK2: Powered on, Not inverted, Drive strength = b01, Output disable	9	CLK1
ate = Low,Clock Source = b11	10	CLK0

This datasheet addendum is provided as supplemental information to the Si5351-B datasheet available from www.silabs.com/timing

Copyright © 2013 Silicon Laboratories

Silicon Laboratories and Silicon Labs are trademarks of Silicon Laboratories, Inc.