


High Current Power MOSFET

IXTH 75N15
IXTT 75N15


V_{DSS} = 150 V
I_{D25} = 75 A
R_{DS(on)} = 23 mΩ

N-Channel Enhancement Mode




Symbol	Test Conditions	Maximum Ratings		
V _{DSS}	T _J = 25°C to 150°C	150	V	
V _{DGR}	T _J = 25°C to 150°C; R _{GS} = 1 MΩ	150	V	
V _{GS}	Continuous	±20	V	
V _{GSM}	Transient	±30	V	
I _{D25}	T _C = 25°C	75	A	
I _{DM}	T _C = 25°C, pulse width limited by T _{JM}	300	A	
I _{AR}	T _C = 25°C	75	A	
E _{AR}	T _C = 25°C	60	mJ	
E _{AS}	T _C = 25°C	1.5	J	
dv/dt	I _S ≤ I _{DM} , di/dt ≤ 100 A/μs, V _{DD} ≤ V _{DSS} , T _J ≤ 150°C, R _G = 2 Ω	5	V/ns	
P _D	T _C = 25°C	330	W	
T _J		-55 ... +150	°C	
T _{JM}		150	°C	
T _{stg}		-55 ... +150	°C	
T _L	1.6 mm (0.062 in.) from case for 10 s	300	°C	
M _d	Mounting torque	1.13/10	Nm/lb.in.	
Weight	TO-247 AD TO-268	6 4	g g	

TO-247 AD (IXTH)



TO-268 (IXTT)



G = Gate
S = Source
TAB = Drain

Features


- International standard packages
- Low R_{DS(on)} HDMOS™ process
- Rugged polysilicon gate cell structure
- Unclamped Inductive Switching (UIS) rated
- Low package inductance
 - easy to drive and to protect

Advantages

- Easy to mount
- Space savings
- High power density

Symbol	Test Conditions (T _J = 25°C, unless otherwise specified)	Characteristic Values		
		Min.	Typ.	Max.
V _{DSS}	V _{GS} = 0 V, I _D = 250 μA	150		V
V _{GS(th)}	V _{DS} = V _{GS} , I _D = 250 μA	2.0		4.0 V
I _{GSS}	V _{GS} = ±20 V _{DC} , V _{DS} = 0			±100 nA
I _{DSS}	V _{DS} = V _{DSS} V _{GS} = 0 V	T _J = 25°C T _J = 125°C		25 μA 250 μA
R _{DS(on)}	V _{GS} = 10 V, I _D = 0.5 I _{D25} Pulse test, t ≤ 300 μs, duty cycle d ≤ 2 %			23 mΩ



Symbol	Test Conditions	Characteristic Values		
		Min.	Typ.	Max.
g_{fs}	$V_{DS} = 10 \text{ V}; I_D = 0.5 I_{D25}$, pulse test	34	45	S
C_{iss} C_{oss} C_{rss}	$V_{GS} = 0 \text{ V}, V_{DS} = 25 \text{ V}, f = 1 \text{ MHz}$	5400	pF	
		1100	pF	
		420	pF	
$t_{d(on)}$ t_r $t_{d(off)}$ t_f	$V_{GS} = 10 \text{ V}, V_{DS} = 0.5 V_{DSS}, I_D = 0.5 I_{D25}$ $R_G = 2 \Omega$ (External)	24	ns	
		33	ns	
		70	ns	
		17	ns	
$Q_{g(on)}$ Q_{gs} Q_{gd}	$V_{GS} = 10 \text{ V}, V_{DS} = 0.5 V_{DSS}, I_D = 0.5 I_{D25}$	210	nC	
		45	nC	
		90	nC	
R_{thJC}			0.35	K/W
R_{thCK}	(TO-247)		0.21	K/W


TO-247 AD Outline

Terminals: 1 - Gate 2 - Drain
3 - Source Tab - Drain

Dim.	Millimeter Min.	Millimeter Max.	Inches Min.	Inches Max.
A	4.7	5.3	.185	.209
A ₁	2.2	2.54	.087	.102
A ₂	2.2	2.6	.059	.098
b	1.0	1.4	.040	.055
b ₁	1.65	2.13	.065	.084
b ₂	2.87	3.12	.113	.123
C	.4	.8	.016	.031
D	20.80	21.46	.819	.845
E	15.75	16.26	.610	.640
e	5.20	5.72	.205	.225
L	19.81	20.32	.780	.800
L1		4.50		.177
ØP	3.55	3.65	.140	.144
Q	5.89	6.40	.232	.252
R	4.32	5.49	.170	.216
S	6.15	BSC	242	BSC

Source-Drain Diode
Characteristic Values
 $(T_J = 25^\circ\text{C}$, unless otherwise specified)

Symbol	Test Conditions	min.	typ.	max.
I_s	$V_{GS} = 0 \text{ V}$		75	A
I_{SM}	Repetitive		300	A
V_{SD}	$I_F = I_s, V_{GS} = 0 \text{ V}$, Pulse test, $t \leq 300 \mu\text{s}$, duty cycle $d \leq 2 \%$		1.5	V
T_{rr} Q_{RM}	$I_F = 25 \text{ A}$ -di/dt = 100 A/ μs $V_R = 100 \text{ V}$	150	ns	
		2.0		μC

TO-268 Outline

Terminals: 1 - Gate 2 - Drain
3 - Source Tab - Drain

Min Recommended Footprint


IXYS reserves the right to change limits, test conditions, and dimensions.

IXYS MOSFETs and IGBTs are covered by 4,835,592, 4,881,106, 5,017,508, 5,049,961, 5,187,117, 5,381,025, 6,162,665, 6,306,728 B1, 6,534,343, 6,683,344, one or more of the following U.S. patents: 4,850,072, 4,931,844, 5,034,796, 5,063,307, 5,237,481, 5,486,715, 6,259,123 B1, 6,404,065 B1, 6,583,505, 6,710,405 B2

SYM	INCHES		MILLIMETERS	
	MIN	MAX	MIN	MAX
A	.193	.201	4.90	5.10
A1	.106	.114	2.70	2.90
A2	.001	.010	0.02	0.25
b	.045	.057	1.15	1.45
b2	.075	.083	1.90	2.10
C	.016	.026	0.40	0.65
C2	.057	.063	1.45	1.60
D	.543	.551	13.80	14.00
D1	.488	.500	12.40	12.70
E	.624	.632	15.85	16.05
E1	.524	.535	13.30	13.60
e	.215 BSC		5.45 BSC	
H	.736	.752	18.70	19.10
L	.094	.106	2.40	2.70
L1	.047	.055	1.20	1.40
L2	.039	.045	1.00	1.15
L3	.010 BSC		0.25 BSC	
L4	.150	.161	3.80	4.10













**Fig. 1. Output Characteristics
@ 25 Deg. C****Fig. 3. Output Characteristics
@ 125 Deg. C****Fig. 5. $R_{DS(on)}$ Normalized to I_{D25} Value vs. I_D** **Fig. 2. Extended Output Characteristics
@ 25 deg. C****Fig. 4. $R_{DS(on)}$ Normalized to I_{D25} Value vs. Junction Temperature****Fig. 6. Drain Current vs. Case Temperature**

Fig. 7. Input Admittance

Fig. 8. Transconductance

Fig. 9. Source Current vs. Source-To-Drain Voltage

Fig. 10. Gate Charge

Fig. 11. Capacitance

Fig. 12. Forward-Bias Safe Operating Area


IXYS reserves the right to change limits, test conditions, and dimensions.

IXYS MOSFETs and IGBTs are covered by 4,835,592, 4,881,106, 5,017,508, 5,049,961, 5,187,117, 5,381,025, 6,162,665, 6,259,123B1, 6,404,065B1, 6,534,343, 6,683,344, 6,710,405B2, one or more of the following U.S. patents: 4,850,072, 4,931,844, 5,034,796, 5,063,307, 5,237,481, 5,486,715.

Fig. 13. Maximum Transient Thermal Resistance