



Low-Voltage, Low ron, Dual DPDT Analog Switch

DESCRIPTION

The DG3015 is a dual double-pole/double-throw monolithic CMOS analog switch designed for high performance switching of analog signals. Combining low power, high speed, low on-resistance and small physical size, the DG3015 is ideal for portable and battery powered applications requiring high performance and efficient use of board space.

The DG3015 is built on Vishay Siliconix's low voltage Jl2 process. An epitaxial layer prevents latchup. Break-beforemake is guaranteed.

The switch conducts equally well in both directions when on, and blocks up to the power supply level when off.

FEATURES

- Low Voltage Operation (2.7 V to 3.3 V)
- Low On-Resistance r_{ON} : 0.80 Ω
- 3 dB Loss at 100 MHz
- Fast Switching: $t_{ON} = 40 \text{ ns}$
 - $t_{OFF} = 35 \text{ ns}$

MICRO FOOT[®] Package



COMPLIANT


BENEFITS

- Reduced Power Consumption
- · High Accuracy
- Reduce Board Space
- TTL/1.8 V Logic Compatible
- · High Bandwidth

APPLICATIONS

- · Cellular Phones
- · Speaker Headset Switching
- · Audio and Video Signal Routing
- PCMCIA Cards
- · Battery Operated Systems

FUNCTIONAL BLOCK DIAGRAM AND PIN CONFIGURATION



TRUTH TABLE					
Logic	NC1, 2, 3 and 4	NO1, 2, 3 and 4			
0	ON	OFF			
1	OFF	ON			

ORDERING INFORMATION					
Temp Range	Package	Part Number			
- 40 to 85 °C	MICRO FOOT: 16 Bump (4 x 4, 0.5 mm Pitch, 238 µm Bump Height)	DG3015DB-T2-E1			

Document Number: 72962 S-70853-Rev. C, 30-Apr-07

Vishay Siliconix



ABSOLUTE MAXIMUM RATINGS $T_A = 25$ °C, unless otherwise noted					
Parameter	Limit	Unit			
Reference V+ to GND	- 0.3 to + 6	V			
IN, COM, NC, NO ^a		- 0.3 to (V+ + 0.3 V)	V		
Current (Any terminal except NO, NC or	30				
Continuous Current (NO, NC or COM)	± 150	mA			
Peak Current (Pulsed at 1 ms, 10 % duty	± 250				
Storage Temperature	(D Suffix)	- 65 to 150	°C		
Package Solder Reflow Conditions ^b	IR/Convection	250	Ò		
Power Dissipation (Packages) ^c	MICRO FOOT: 16 Bump (4 x 4 mm) ^d	719	mW		

Notes:

- a. Signals on NC, NO, or COM or IN exceeding V+ will be clamped by internal diodes. Limit forward diode current to maximum current ratings. b. Refer to IPC/JEDEC (J-STD-020B) c. All bumps welded or soldered to PC Board. d. Derate 9.0 mW/°C above 70 °C.

Permanent damage to the device may occur when the "Absolute Maximum Ratings" are exceeded. These stress ratings do not indicate conditions for which the device is intended to be functional. Functionality is only guaranteed to the conditions specified by the parametric table within the document.

SPECIFICATIONS (V+ = 3 V)							
		Test Conditions Otherwise Unless Specified		Limits - 40 to 85 °C			
Parameter	Symbol	$V+ = 3 V, \pm 10 \%, V_{IN} = 0.4 V \text{ or } 2.0 V^{e}$	Temp ^a	Min ^b	Typ ^c	Max ^b	Unit
Analog Switch							
Analog Signal Range ^d	V_{NO}, V_{NC}, V_{COM}		Full	0		V+	٧
On-Resistance	r _{ON}	V+ = 2.7 V, V _{COM} = 0.2 V/1.5 V I _{NO} , I _{NC} = 100 mA	Room Full		0.80	1.2 1.3	
r _{ON} Flatness	r _{ON} Flatness	$V+ = 2.7 \text{ V}, V_{COM} = 0 \text{ to V+},$ $I_{NO}, I_{NC} = 100 \text{ mA}$	Room		0.16		Ω
r _{ON} Match	Δr_{ON}	INO, INC = TOO THA	Room		0.15		
Switch Off Leakage Current	I _{NO(off)} I _{NC(off)}	V+ = 3.3 V,	Room Full	- 2 - 20		2 20	nA
emion on Lounage outlon	I _{COM(off)}		Room Full	- 2 - 20		2 20	
Channel-On Leakage Current	I _{COM(on)}	$V+ = 3.3 \text{ V}, V_{NO}, V_{NC} = V_{COM} = 1 \text{ V/3 V}$	Room Full	- 2 - 20		2 20	
Digital Control							
Input High Voltage	V _{INH}		Full	2			V
Input Low Voltage	V_{INL}		Full			0.4	Ů
Input Capacitance	C _{in}		Full		4		pF
Input Current	I _{INL} or I _{INH}	$V_{IN} = 0$ or V+	Full	- 1		1	μA
Dynamic Characteristics							
Turn-On Time	t _{ON}		Room Full		40	65 67	
Turn-Off Time	t _{OFF}	V_{NO} or V_{NC} = 2.0 V, R_L = 300 Ω , C_L = 35 pF	Room Full		35	60 62	ns
Break-Before-Make Time	t _d		Full	1	3		
Charge Injection ^d	Q_{INJ}	$C_L = 1 \text{ nF}, V_{GEN} = 0 \text{ V}, R_{GEN} = 0 \Omega$	Room		7		рC
Off-Isolation ^d	OIRR	$R_1 = 50 \Omega, C_1 = 5 pF, f = 1 MHz$	Room		- 67		dB
Crosstalk ^d	X _{TALK}	33 23, 3L 3 p.,	Room		- 70		uD.
N _O , N _C Off Capacitance ^d	C _{NO(off)}		Room		63		_
, rig on capadianoc	C _{NC(off)}	$V_{IN} = 0$ or V_{+} , $f = 1$ MHz	Room		67		pF
Channel-On Capacitance ^d	C _{NO(on)}	Room Room	200] "		
Charmor On Oapacitance	C _{NC(on)}		Room		196		




SPECIFICATIONS (V+ = 3 V)							
		Test Conditions Otherwise Unless Specified	Limits - 40 to 85 °C		°C		
Parameter	Symbol	$V+ = 3 V, \pm 10 \%, V_{IN} = 0.4 V \text{ or } 2.0 V^{e}$	Temp ^a	Min ^b	Typ ^c	Max ^b	Unit
Power Supply							
Power Supply Range	V+			2.7		3.3	V
Power Supply Current	I+	$V_{IN} = 0 \text{ or } V+$	Full			1.0	μΑ

Notes


- a. Room = 25 °C, Full = as determined by the operating suffix.
- b. Typical values are for design aid only, not guaranteed nor subject to production testing.
- c. The algebraic convention whereby the most negative value is a minimum and the most positive a maximum, is used in this data sheet.
- d. Guarantee by design, nor subjected to production test.
- e. V_{IN} = input voltage to perform proper function.

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.


TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




r_{ON} vs. V_{COM} and Single Supply Voltage



Supply Current vs. Temperature



r_{ON} vs. Analog Voltage and Temperature




Supply Current vs. Input Switching Frequency

Vishay Siliconix


VISHAY

TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted






TEST CIRCUITS



C_L (includes fixture and stray capacitance)

$$V_{OUT} = V_{COM} \left(\frac{R_L}{R_L + R_{ON}} \right)$$



Logic "1" = Switch On Logic input waveforms inverted for switches that have the opposite logic sense.

Figure 1. Switching Time




Figure 2. Break-Before-Make Interval




Figure 3. Charge Injection

Vishay Siliconix

TEST CIRCUITS




Figure 4. Off-Isolation





Figure 5. Channel Off/On Capacitance



PACKAGE OUTLINE

MICRO FOOT: 16 BUMP (4 x 4, 0.5 mm PITCH, 0.238 mm BUMP HEIGHT)



Notes (Unless Otherwise Specified):

- a. Bump is Lead (Pb)-free Sn/Ag/Cu.
- b. Non-solder mask defined copper landing pad.
- c. Laser Mark on silicon die back; back-lapped, no coating. Shown is not actual marking; sample only.

Dim	Millimeters ^a		Inches		
Dilli	Min	Max	Min	Max	
Α	0.688	0.753	0.0271	0.0296	
A ₁	0.218	0.258	0.0086	0.0102	
A ₂	0.470	0.495	0.0185	0.0195	
b	0.306	0.346	0.0120	0.0136	
D	1.980	2.020	0.0780	0.0795	
E	1.980	2.020	0.0780	0.0795	
е	0.5 B	0.5 BASIC		BASIC	
S	0.230	0.270	0.0091	0.0106	

Notes:

a. Use millimeters as the primary measurement.

Vishay Siliconix maintains worldwide manufacturing capability. Products may be manufactured at one of several qualified locations. Reliability data for Silicon Technology and Package Reliability represent a composite of all qualified locations. For related documents such as package/tape drawings, part marking, and reliability data, see http://www.vishay.com/ppg?72962.



Vishay

Disclaimer

All product specifications and data are subject to change without notice.

Vishay Intertechnology, Inc., its affiliates, agents, and employees, and all persons acting on its or their behalf (collectively, "Vishay"), disclaim any and all liability for any errors, inaccuracies or incompleteness contained herein or in any other disclosure relating to any product.

Vishay disclaims any and all liability arising out of the use or application of any product described herein or of any information provided herein to the maximum extent permitted by law. The product specifications do not expand or otherwise modify Vishay's terms and conditions of purchase, including but not limited to the warranty expressed therein, which apply to these products.

No license, express or implied, by estoppel or otherwise, to any intellectual property rights is granted by this document or by any conduct of Vishay.

The products shown herein are not designed for use in medical, life-saving, or life-sustaining applications unless otherwise expressly indicated. Customers using or selling Vishay products not expressly indicated for use in such applications do so entirely at their own risk and agree to fully indemnify Vishay for any damages arising or resulting from such use or sale. Please contact authorized Vishay personnel to obtain written terms and conditions regarding products designed for such applications.

Product names and markings noted herein may be trademarks of their respective owners.

Document Number: 91000 Revision: 18-Jul-08