


V_{DS}	25	V
R_{DS(on)} max (@V _{GS} = 10V)	1.4	mΩ
V_{SD} max (@I _S = 5.0A)	0.6	V
t_{rr} (typical)	27	ns
I_D (@T _{mb} = 25°C)	100 ⑥	A



Applications

- Synchronous MOSFET for high frequency buck converters

Features and Benefits

Features

Low RD _{SON} (<1.4mΩ)
Schottky Intrinsic Diode with Low Forward Voltage
Low Thermal Resistance to PCB (<0.8°C/W)
100% R _G tested
Low Profile (<0.9 mm)
Industry-Standard Pinout
Compatible with Existing Surface Mount Techniques
RoHS Compliant Containing no Lead, no Bromide and no Halogen
MSL1, Industrial Qualification

Benefits

Lower Conduction Losses
Lower Switching Losses
Enable better thermal dissipation
Increased Reliability
Increased Power Density
Multi-Vendor Compatibility
Easier Manufacturing
Environmentally Friendlier
Increased Reliability

results in
⇒

Orderable part number	Package Type	Standard Pack		Note
		Form	Quantity	
IRFH5250DTRPBF	PQFN 5mm x 6mm	Tape and Reel	4000	
IRFH5250DTR2PBF	PQFN 5mm x 6mm	Tape and Reel	400	EOL notice #259

Absolute Maximum Ratings

	Parameter	Max.	Units
V _{DS}	Drain-to-Source Voltage	25	V
V _{GS}	Gate-to-Source Voltage	± 20	
I _D @ T _A = 25°C	Continuous Drain Current, V _{GS} @ 10V	40	
I _D @ T _A = 70°C	Continuous Drain Current, V _{GS} @ 10V	32	
I _D @ T _{mb} = 25°C	Continuous Drain Current, V _{GS} @ 10V	100 ⑥	A
I _D @ T _{mb} = 100°C	Continuous Drain Current, V _{GS} @ 10V	100 ⑥	
I _{DM}	Pulsed Drain Current ①	400	
P _D @ T _A = 25°C	Power Dissipation ⑤	3.6	W
P _D @ T _{mb} = 25°C	Power Dissipation ⑤	156	
	Linear Derating Factor ⑤	0.029	W/°C
T _J	Operating Junction and	-55 to + 150	°C
T _{STG}	Storage Temperature Range		

Notes ① through ⑥ are on page 9


Static @ $T_J = 25^\circ\text{C}$ (unless otherwise specified)

	Parameter	Min.	Typ.	Max.	Units	Conditions
BV_{DSS}	Drain-to-Source Breakdown Voltage	25	—	—	V	$V_{GS} = 0\text{V}, I_D = 1.0\text{mA}$
$\Delta BV_{DSS}/\Delta T_J$	Breakdown Voltage Temp. Coefficient	—	-8.0	—	$\text{mV}/^\circ\text{C}$	Reference to $25^\circ\text{C}, I_D = 10\text{mA}$
$R_{DS(on)}$	Static Drain-to-Source On-Resistance	—	1.0	1.4	$\text{m}\Omega$	$V_{GS} = 10\text{V}, I_D = 50\text{A}$ ③
		—	1.7	2.2		$V_{GS} = 4.5\text{V}, I_D = 50\text{A}$ ③
$V_{GS(th)}$	Gate Threshold Voltage	1.35	1.80	2.35	V	$V_{DS} = V_{GS}, I_D = 150\mu\text{A}$
$\Delta V_{GS(th)}$	Gate Threshold Voltage Coefficient	—	-11	—	$\text{mV}/^\circ\text{C}$	
I_{DSS}	Drain-to-Source Leakage Current	—	—	500	μA	$V_{DS} = 20\text{V}, V_{GS} = 0\text{V}$
		—	—	5.0	mA	$V_{DS} = 20\text{V}, V_{GS} = 0\text{V}, T_J = 125^\circ\text{C}$
I_{GSS}	Gate-to-Source Forward Leakage	—	—	100	nA	$V_{GS} = 20\text{V}$
	Gate-to-Source Reverse Leakage	—	—	-100		$V_{GS} = -20\text{V}$
g_{fs}	Forward Transconductance	120	—	—	S	$V_{DS} = 13\text{V}, I_D = 50\text{A}$
Q_g	Total Gate Charge	—	83	—	nC	$V_{GS} = 10\text{V}, V_{DS} = 13\text{V}, I_D = 50\text{A}$
Q_g	Total Gate Charge	—	39	59	nC	
Q_{gs1}	Pre-Vth Gate-to-Source Charge	—	11	—		$V_{DS} = 13\text{V}$
Q_{gs2}	Post-Vth Gate-to-Source Charge	—	6.1	—		$V_{GS} = 4.5\text{V}$
Q_{gd}	Gate-to-Drain Charge	—	12	—		$I_D = 50\text{A}$
Q_{godr}	Gate Charge Overdrive	—	9.9	—		
Q_{sw}	Switch Charge ($Q_{gs2} + Q_{gd}$)	—	18.1	—		
Q_{oss}	Output Charge	—	36	—	nC	$V_{DS} = 16\text{V}, V_{GS} = 0\text{V}$
R_G	Gate Resistance	—	1.4	—	Ω	
$t_{d(on)}$	Turn-On Delay Time	—	23	—	ns	$V_{DD} = 13\text{V}, V_{GS} = 4.5\text{V}$
t_r	Rise Time	—	72	—		$I_D = 50\text{A}$
$t_{d(off)}$	Turn-Off Delay Time	—	23	—		$R_G = 1.8\Omega$
t_f	Fall Time	—	24	—		
C_{iss}	Input Capacitance	—	6115	—	pF	$V_{GS} = 0\text{V}$
C_{oss}	Output Capacitance	—	1730	—		$V_{DS} = 13\text{V}$
C_{rss}	Reverse Transfer Capacitance	—	610	—		$f = 1.0\text{MHz}$

Avalanche Characteristics

	Parameter	Typ.	Max.	Units
E_{AS}	Single Pulse Avalanche Energy ②	—	470	mJ
I_{AR}	Avalanche Current ①	—	50	A

Diode Characteristics

	Parameter	Min.	Typ.	Max.	Units	Conditions
I_S	Continuous Source Current (Body Diode)	—	—	100	A	MOSFET symbol showing the integral reverse p-n junction diode.
I_{SM}	Pulsed Source Current (Body Diode) ①	—	—	400		
V_{SD}	Diode Forward Voltage	—	—	0.6	V	$T_J = 25^\circ\text{C}, I_S = 5.0\text{A}, V_{GS} = 0\text{V}$ ③
V_{SD}	Diode Forward Voltage	—	—	1.0	V	$T_J = 25^\circ\text{C}, I_S = 50\text{A}, V_{GS} = 0\text{V}$ ③
t_{rr}	Reverse Recovery Time	—	27	41	ns	$T_J = 25^\circ\text{C}, I_F = 50\text{A}, V_{DD} = 13\text{V}$
Q_{rr}	Reverse Recovery Charge	—	51	77	nC	$dI/dt = 335\text{A}/\mu\text{s}$ ③
t_{on}	Forward Turn-On Time	Time is dominated by parasitic Inductance				

Thermal Resistance

	Parameter	Typ.	Max.	Units
$R_{\theta JC-mb}$	Junction-to-Mounting Base	0.5	0.8	°C/W
$R_{\theta JC}$ (Top)	Junction-to-Case ④	—	15	
$R_{\theta JA}$	Junction-to-Ambient ⑤	—	35	
$R_{\theta JA}$ (<10s)	Junction-to-Ambient ⑤	—	22	




Fig 1. Typical Output Characteristics




Fig 2. Typical Output Characteristics




Fig 3. Typical Transfer Characteristics




Fig 4. Normalized On-Resistance vs. Temperature




Fig 5. Typical Capacitance vs. Drain-to-Source Voltage




Fig 6. Typical Gate Charge vs. Gate-to-Source Voltage




Fig 7. Typical Source-Drain Diode Forward Voltage




Fig 8. Maximum Safe Operating Area




Fig 9. Maximum Drain Current vs. Case Temperature




Fig 10. Threshold Voltage vs. Temperature




Fig 11. Maximum Effective Transient Thermal Impedance, Junction-to-Mounting Base




Fig 12. On-Resistance vs. Gate Voltage




Fig 13. Maximum Avalanche Energy vs. Drain Current




Fig 14. Typical Avalanche Current vs. Pulsewidth




Fig 15. Peak Diode Recovery dv/dt Test Circuit for N-Channel HEXFET® Power MOSFETs




Fig 16a. Unclamped Inductive Test Circuit




Fig 16b. Unclamped Inductive Waveforms




Fig 17a. Switching Time Test Circuit




Fig 17b. Switching Time Waveforms




Fig 18a. Gate Charge Test Circuit





Fig 18b. Gate Charge Waveform

PQFN 5x6 Outline "B" Package Details




DIM SYMBOL	MILLIMETERS		INCH	
	MIN	MAX	MIN	MAX
A	0.800	0.900	0.0315	0.0543
A1	0.000	0.050	0.0000	0.0020
A3	0.200	REF	0.0079	REF
b	0.350	0.470	0.0138	0.0185
b1	0.025	0.125	0.0010	0.0049
b2	0.210	0.410	0.0083	0.0161
b3	0.150	0.450	0.0059	0.0177
D	5.000	BSC	0.1969	BSC
D1	4.750	BSC	0.1870	BSC
D2	4.100	4.300	0.1614	0.1693
E	6.000	BSC	0.2362	BSC
E1	5.750	BSC	0.2264	BSC
E2	3.380	3.780	0.1331	0.1488
e	1.270	REF	0.0500	REF
e1	2.800	REF	0.1102	REF
K	1.200	1.420	0.0472	0.0559
L	0.710	0.900	0.0280	0.0354
P	0°	12°	0°	12°
R	0.200	REF	0.0079	REF
R2	0.150	0.200	0.0059	0.0079

Note:

- Dimensions and tolerancing confirm to ASME Y14.5M-1994
- Dimension L represents terminal full back from package edge up to 0.1mm is acceptable
- Coplanarity applies to the expose Heat Slug as well as the terminal
- Radius on terminal is Optional

PQFN 5x6 Outline "G" Package Details



DIM SYMBOL	MILLIMETERS		INCH	
	MIN.	MAX.	MIN.	MAX.
A	0.950	1.050	0.0374	0.0413
A1	0.000	0.050	0.0000	0.0020
A3	0.254	REF	0.0100	REF
b	0.310	0.510	0.0122	0.0201
b1	0.025	0.125	0.0010	0.0049
b2	0.210	0.410	0.0083	0.0161
b3	0.180	0.450	0.0071	0.0177
D	5.150	BSC	0.2028	BSC
D1	5.000	BSC	0.1969	BSC
D2	3.700	3.900	0.1457	0.1535
E	6.150	BSC	0.2421	BSC
E1	6.000	BSC	0.2362	BSC
E2	3.560	3.760	0.1402	0.1488
E3	2.270	2.470	0.0894	0.0972
e	1.27	REF	0.050	REF
K	0.830	1.400	0.0327	0.0551
L	0.510	0.710	0.0201	0.0280
L1	0.510	0.710	0.0201	0.0280
P	10 deg	12 deg	0 deg	12 deg

Note:

- Dimensions and tolerancing confirm to ASME Y14.5M-1994
- Dimension L represents terminal full back from package edge up to 0.1mm is acceptable
- Coplanarity applies to the expose Heat Slug as well as the terminal
- Radius on terminal is Optional


For more information on board mounting, including footprint and stencil recommendation, please refer to application note AN-1136:
<http://www.irf.com/technical-info/appnotes/an-1136.pdf>

For more information on package inspection techniques, please refer to application note AN-1154:


<http://www.irf.com/technical-info/appnotes/an-1154.pdf>

Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>


PQFN 5x6 Part Marking



PQFN 5x6 Tape and Reel



QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



Note: All dimension are nominal

Package Type	Reel Diameter (Inch)	QTY	Reel Width W1 (mm)	Ao (mm)	Bo (mm)	Ko (mm)	P1 (mm)	W (mm)	Pin 1 Quadrant
5 X 6 PQFN	13	4000	12.4	6.300	5.300	1.20	8.00	12	Q1

Note: For the most current drawing please refer to IR website at: <http://www.irf.com/package/>

Qualification information[†]

Qualification level	Industrial ^{††} (per JEDEC JESD47F ^{†††} guidelines)	
Moisture Sensitivity Level	PQFN 5mm x 6mm	MSL1 (per JEDEC J-STD-020D ^{†††})
RoHS compliant	Yes	

[†] Qualification standards can be found at International Rectifier's web site

<http://www.irf.com/product-info/reliability>

^{††} Higher qualification ratings may be available should the user have such requirements.

Please contact your International Rectifier sales representative for further information:

<http://www.irf.com/whoto-call/salesrep/>

^{†††} Applicable version of JEDEC standard at the time of product release.

Notes:

- ① Repetitive rating; pulse width limited by max. junction temperature.
- ② Starting $T_J = 25^\circ\text{C}$, $L = 0.37\text{mH}$, $R_G = 25\Omega$, $I_{AS} = 50\text{A}$.
- ③ Pulse width $\leq 400\mu\text{s}$; duty cycle $\leq 2\%$.
- ④ R_θ is measured at T_J of approximately 90°C .
- ⑤ When mounted on 1 inch square 2 oz copper pad on 1.5x1.5 in. board of FR-4 material.
- ⑥ Calculated continuous current based on maximum allowable junction temperature. Package is limited to 100A by production test capability.

Revision History

Date	Comment
1/16/2014	<ul style="list-style-type: none"> • Updated ordering information to reflect the End-Of-Life (EOL) of the mini-reel option (EOL notice #259). • Updated data sheet with the new IR corporate template.
3/16/2015	<ul style="list-style-type: none"> • Updated package outline and tape and reel on pages 7 and 8.
6/23/2015	<ul style="list-style-type: none"> • Added package outline for "option G" on page 7. • Updated "IFX logo" on page 1 and page 9.