

February 1992 Revised June 2001

74LVQ74

Low Voltage Dual D-Type Positive Edge-Triggered Flip-Flop

General Description

The LVQ74 is a dual D-type flip-flop with Asynchronous Clear and Set inputs and complementary $(Q,\,\overline{Q})$ outputs. Information at the input is transferred to the outputs on the positive edge of the clock pulse. Clock triggering occurs at a voltage level of the clock pulse and is not directly related to the transition time of the positive-going pulse. After the Clock Pulse input threshold voltage has been passed, the Data input is locked out and information present will not be transferred to the outputs until the next rising edge of the Clock Pulse input.

Asynchronous Inputs:

- LOW input to \overline{S}_D (Set) sets Q to HIGH level
- LOW input to \overline{C}_D (Clear) sets Q to LOW level
- Clear and Set are independent of clock
- Simultaneous LOW on \overline{C}_D and \overline{S}_D makes both
- Q and \overline{Q} HIGH

Features


- Ideal for low power/low noise 3.3V applications
- Guaranteed simultaneous switching noise level and dynamic threshold performance
- Guaranteed pin-to-pin skew AC performance
- Guaranteed incident wave switching into 75 Ω

Ordering Code:


Order Number	Package Number	Package Description
74LVQ74SC	M14A	14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow
74LVQ74SJ	M14D	14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide

Devices also available in Tape and Reel. Specify by appending the suffix letter "X" to the ordering code.

Logic Symbols



Connection Diagram



Pin Descriptions


Pin Names	Description
D ₁ , D ₂	Data Inputs
CP ₁ , CP ₂	Clock Pulse Inputs
\overline{C}_{D1} , \overline{C}_{D2}	Direct Clear Inputs
S _{D1} , S _{D2}	Direct Set Inputs
$Q_1, \overline{Q}_1, Q_2, \overline{Q}_2$	Outputs

Truth Table

	Inp	Outputs			
S _D	CD	СР	D	Q	Q
L	Н	Х	Х	Н	L
Н	L	Χ	Χ	L	Н
L	L	Χ	Χ	Н	Н
Н	Н	~	Н	Н	L
Н	Н	~	L	L	Н
Н	Н	L	Х	Q_0	\overline{Q}_0

- $\begin{array}{l} \text{H} = \text{HIGH Voltage Level} \\ \text{L} = \text{LOW Voltage Level} \\ \text{X} = \text{Immaterial} \\ \checkmark = \text{LOW-to-HIGH Clock Transition} \\ Q_0(\overline{Q}_0) = \text{Previous } Q(\overline{Q}) \text{ before LOW-to-HIGH Transition of Clock} \end{array}$

Logic Diagram



Absolute Maximum Ratings(Note 1)

Supply Voltage (V $_{CC}$) -0.5V to +7.0V

DC Input Diode Current (I_{IK})

 $\begin{array}{ccc} V_I = -0.5 V & -20 \text{ mA} \\ \\ V_I = V_{CC} + 0.5 V & +20 \text{ mA} \\ \\ DC \text{ Input Voltage (V_I)} & -0.5 V \text{ to V}_{CC} + 0.5 V \end{array}$

DC Output Diode Current (I_{OK})

 $V_{O} = -0.5 V$ -20 mA $V_{O} = V_{CC} + 0.5 V$ +20 mA

DC Output Voltage (V_O) -0.5V to $V_{CC} + 0.5V$

DC Output Source

or Sink Current (I_O) $\pm 50 \text{ mA}$

DC V_{CC} or Ground Current

 $(I_{CC} \text{ or } I_{GND})$ ±200 mA

Storage Temperature (T_{STG}) $-65^{\circ}C$ to $+150^{\circ}C$

DC Latch-Up Source or

Sink Current ±100 mA

Recommended Operating Conditions (Note 2)

Supply Voltage (V_{CC}) 2.0V to 3.6V

 $\begin{tabular}{ll} \mbox{Input Voltage (V_I)} & \mbox{OV to V_{CC}} \\ \mbox{Output Voltage (V_O)} & \mbox{OV to V_{CC}} \\ \mbox{Operating Temperature (T_A)} & \mbox{-40°C to $+85^{\circ}$C} \\ \end{tabular}$

Minimum Input Edge Rate (ΔV/Δt)

 V_{IN} from 0.8V to 2.0V

 $V_{CC} @ 3.0V$ 125 mV/ns

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2: Unused inputs must be held HIGH or LOW. They may not float.

DC Electrical Characteristics

Symbol	Parameter	v _{cc}	T _A = +25°C		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$	Units	Conditions	
Cymbol	i ai ainetei	(V)	Тур	Gu	aranteed Limits	Oille	Conditions	
V _{IH}	Minimum High Level	3.0	1.5	2.0	2.0	V	V _{OUT} = 0.1V	
							or V _{CC} – 0.1V	
V _{IL}	Maximum Low Level	3.0	1.5	0.8	0.8	٧	V _{OUT} = 0.1V	
	Input Voltage	0.0	1.5		0.0		or V _{CC} – 0.1V	
V _{OH}	Minimum High Level	3.0	2.99	2.9	2.9	V	$I_{OUT} = -50 \mu A$	
	Output Voltage	3.0		2.58	2.48	V	$V_{IN} = V_{IL}$ or V_{IH} (Note 3)	
		5.0		2.30	2.40	v	$I_{OH} = -12 \text{ mA}$	
V _{OL}	Maximum Low Level	3.0	0.002	0.1	0.1	V	$I_{OUT} = 50 \mu A$	
	Output Voltage	3.0		0.36	0.44	V	$V_{IN} = V_{IL}$ or V_{IH} (Note 3)	
		0.0		0.00	0.44	•	I _{OL} = 12 mA	
I _{IN}	Maximum Input	3.6		±0.1	±1.0	μA	$V_I = V_{CC}$	
	Leakage Current	0.0		_0		μ.,	GND	
I _{OLD}	Minimum Dynamic	3.6			36	mA	V _{OLD} = 0.8V Max (Note 5)	
I _{OHD}	Output Current (Note 4)	3.6			-25	mA	V _{OHD} = 2.0V Min (Note 5)	
I _{CC}	Maximum Quiescent	3.6		2.0	20.0	μА	$V_{IN} = V_{CC}$	
	Supply Current	0.0		2.0	20.0	μπ	or GND	
V _{OLP}	Quiet Output Maximum Dynamic V _{OL}	3.3	0.2	0.8		V	(Note 6)(Note 7)	
V _{OLV}	Quiet Output Minimum Dynamic V _{OL}	3.3	-0.2	-0.8		V	(Note 6)(Note 7)	
V _{IHD}	Maximum High Level Dynamic Input Voltage	3.3	1.7	2.0		V	(Note 6)(Note 8)	
V _{ILD}	Maximum Low Level Dynamic Input Voltage	3.3	1.6	0.8		V	(Note 6)(Note 8)	

Note 3: All outputs loaded; thresholds on input associated with output under test.

Note 4: Maximum test duration 2.0 ms, one output loaded at a time.

Note 5: Incident wave switching on transmission lines with impedances as low as 75Ω for commercial temperature range is guaranteed for 74LVQ.

Note 6: Worst case package.

Note 7: Max number of outputs defined as (n). Data inputs are driven 0V to 3.3V; one output at GND.

Note 8: Max number of Data Inputs (n) switching. (n - 1) inputs switching 0V to 3.3V. Input-under-test switching: 3.3V to threshold (V_{ILD}) , 0V to threshold (V_{IHD}) , f = 1 MHz.

AC Electrical Characteristics

				$T_A = +25^{\circ}C$		T _A = -40°	C to +85°C	
Symbol	Parameter	V _{CC}	C _L = 50 pF			$C_L = 50 \text{ pF}$		Units
		(V)	Min	Тур	Max	Min	Max	
f _{MAX}	Maximum Clock	2.7	50	100		40		MHz
	Frequency	3.3 ± 0.3	100	125		95		IVITZ
t _{PLH}	Propagation Delay	2.7	3.5	9.6	16.9	3.5	19.0	ns
	C _{Dn} or S _{Dn} to Q _n	3.3 ± 0.3	3.5	8.0	12.0	2.5	13.0	
t _{PHL}	Propagation Delay	2.7	4.0	12.6	16.9	3.5	19.0	ns
	C _{Dn} or S _{Dn} to Q _n	3.3 ± 0.3	4.0	10.5	12.0	3.5	13.5	
t _{PLH}	Propagation Delay	2.7	4.5	9.6	19.0	4.0	23.0	
	CP_n to Q_n or \overline{Q}_n	3.3 ± 0.3	4.5	8.0	13.5	4.0	16.0	ns
t _{PHL}	Propagation Delay	2.7	3.5	9.6	19.7	3.5	21.0	ns
	CP_n to Q_n or \overline{Q}_n	3.3 ± 0.3	3.5	8.0	14.0	3.5	14.5	
toshl	Output to Output Skew (Note 9)	2.7		1.0	1.5		1.5	ns
toslh	Data to Output	3.3 ± 0.3		1.0	1.5		1.5	

Note 9: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any outputs switching in the same direction, either HIGH-to-LOW (t_{OSHL}) or LOW-to-HIGH (t_{OSLH}). Parameter guaranteed by design.


AC Operating Requirements

			$T_A = +25^{\circ}C$		$T_A = -40^{\circ}C \text{ to } +85^{\circ}C$		
Symbol	Parameter	V _{CC}	C _L = 50 pF Typ Guara		$C_L = 50 \text{ pF}$	Units	
		(V)			nteed Minimum		
t _S	Set-up Time, HIGH or LOW	2.7	1.8	5.0	6.5	ns	
		3.3 ± 0.3	1.5	4.0	4.5	115	
t _H	Hold Time, HIGH or LOW	2.7	-2.4	0.5	0.5	ns	
	D _n to CP _n	3.3 ± 0.3	-2.0	0.5	0.5	115	
t _W	Pulse Width	2.7	3.6	7.0	10.0	ns	
		3.3 ± 0.3	3.0	5.5	7.0	115	
t _{REC}	Recovery Time	2.7	-3.0	0	0	ns	
		3.3 ± 0.3	-2.5	0	0	115	

Capacitance

Symbol	Parameter	Тур	Units	Conditions
C _{IN}	Input Capacitance	4.5	pF	V _{CC} = Open
C _{PD} (Note 10)	Power Dissipation Capacitance	25	pF	V _{CC} = 3.3V

Note 10: C_{PD} is measured at 10 MHz.



14-Lead Small Outline Integrated Circuit (SOIC), JEDEC MS-012, 0.150" Narrow Package Number M14A

Physical Dimensions inches (millimeters) unless otherwise noted (Continued) 10.2+0.1 -A-5.01 TYP 9.27 TYP 5.3±0.1 7.8 0.2 C B A ALL LEAD TIPS PIN #1 IDENT. 1.27 TYP LAND PATTERN RECOMMENDATION SEE DETAIL A ALL LEAD TIPS 2.1 MAX. 1.8±0.1 0.1 0 -C-0.15-0.25 1.27 TYP ⊕ 0.12 **(** C A DIMENSIONS ARE IN MILLIMETERS GAGE PLANE NOTES: 0.25 A. CONFORMS TO EIAJ EDR-7320 REGISTRATION, ESTABLISHED IN DECEMBER, 1998. B. DIMENSIONS ARE IN MILLIMETERS. C. DIMENSIONS ARE EXCLUSIVE OF BURRS, MOLD FLASH, AND TIE BAR EXTRUSIONS. 0.60±0.15 SEATING PLANE M14DRevB1 DETAIL A 14-Lead Small Outline Package (SOP), EIAJ TYPE II, 5.3mm Wide Package Number M14D

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- 1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- 2. A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com