# Power MOSFET and Schottky Diode

-20 V, -3.0 Å, Single P-Channel with 3.0 A Schottky Barrier Diode, ChipFET™

#### **Features**

- Leadless SMD Package Featuring a MOSFET and Schottky Diode
- 40% Smaller than TSOP-6 Package with Similar Thermal Characteristics
- Independent Pinout to each Device to Ease Circuit Design
- Ultra Low VF Schottky
- Pb-Free Package is Available

## **Applications**

- Li-Ion Battery Charging
- High Side DC–DC Conversion Circuits
- High Side Drive for Small Brushless DC Motors
- Power Management in Portable, Battery Powered Products

# **MOSFET MAXIMUM RATINGS** ( $T_J = 25^{\circ}C$ unless otherwise noted)

Parai	neter	Symbol	Value	Units	
Drain-to-Source Volt	age	$V_{DSS}$	-20	V	
Gate-to-Source Volta	$V_{GS}$	±12	V		
Continuous Drain	I <sub>D</sub>	-2.2	Α		
Current	State	$T_J = 85^{\circ}C$		-1.6	
	$t \le 5 s$	$T_J = 25^{\circ}C$	$I_{D}$	-3.0	Α
Pulsed Drain Current	t <sub>p</sub> =	: 10 μs	I <sub>DM</sub>	-9.0	Α
Power Dissipation	Steady	$T_J = 25^{\circ}C$	$P_{D}$	1.1	W
	State	$T_J = 85^{\circ}C$		0.6	
	$t \le 5 s$	$T_J = 25^{\circ}C$		2.1	
Continuous Source C	urrent (Bo	ody Diode)	I <sub>S</sub>	-2.1	Α
Operating Junction at Temperature	T <sub>J</sub> , T <sub>STG</sub>	-55 to 150	°C		
Lead Temperature for (1/8" from case for 10		TL	260	°C	

#### SCHOTTKY DIODE MAXIMUM RATINGS

 $(T_J = 25^{\circ}C \text{ unless otherwise noted})$ 

Parameter			Symbol	Value	Units
Peak Repetitive Reverse Voltage			$V_{RRM}$	20	V
DC Blocking Voltage			$V_R$	20	V
Average Rectified Steady State T <sub>.1</sub> = 25°C			IF	2.2	Α
	t ≤ 5 s			3.0	A

Maximum ratings are those values beyond which device damage can occur. Maximum ratings applied to the device are individual stress limit values (not normal operating conditions) and are not valid simultaneously. If these limits are exceeded, device functional operation is not implied, damage may occur and reliability may be affected.



# ON Semiconductor®


http://onsemi.com

#### MOSFET

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX
-20 V	–130 mΩ @ –4.5 V	-3.0 A
_20 V	200 mΩ @ -2.5 V	-3.0 A

#### **SCHOTTKY DIODE**

V <sub>R</sub> MAX	V <sub>F</sub> TYP	I <sub>F</sub> MAX	
20 V	0.510 V	3.0 A	



P-Channel MOSFET

**SCHOTTKY DIODE** 



ChipFET CASE 1206A STYLE 3

**MARKING** 

8

7

6

5

#### **PIN CONNECTIONS**

S

# 

C3 = Specific Device Code

M = Month Code

= Pb-Free Package

# ORDERING INFORMATION

Device	Package	Shipping <sup>†</sup>
NTHD4P02FT1	ChipFET	3000/Tape & Reel
NTHD4P02FT1G	ChipFET (Pb-free)	3000/Tape & Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.

#### THERMAL RESISTANCE RATINGS

Parameter			Symbol	Max	Units
Junction-to-Ambient (Note 1)	Steady State		$R_{\theta JA}$	110	°C/W
	t ≤ 5 s	T <sub>J</sub> = 25°C		60	

<sup>1.</sup> Surface Mounted on FR4 Board using 1 in sq pad size (Cu area = 1.27 in sq [1 oz] including traces).

# $\textbf{MOSFET ELECTRICAL CHARACTERISTICS} \ (T_J = 25^{\circ}C \ unless \ otherwise \ noted)$

Parameter	Symbol	Test Conditions	Min	Тур	Max	Units
OFF CHARACTERISTICS				•	•	
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V, } I_D = -250 \mu\text{A}$	-20	-23		V
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 25^{\circ}\text{C}$			-1.0	μΑ
		$V_{DS} = -16 \text{ V}, V_{GS} = 0 \text{ V}, T_{J} = 85^{\circ}\text{C}$			-5.0	1
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS} = \pm 12 \text{ V}$			±100	nA
ON CHARACTERISTICS (Note 2)						
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_{D} = -250 \mu A$	-0.6	-0.75	-1.2	V
Drain-to-Source On- Resistance	R <sub>DS(on)</sub>	$V_{GS} = -4.5$ , $I_D = -2.2$ A		0.130	0.155	Ω
		$V_{GS} = -2.5$ , $I_D = -1.7$ A		0.200	0.240	1
Forward Transconductance	9FS	$V_{DS} = -10 \text{ V}, I_D = -1.7 \text{ A}$		5.0		S
CHARGES AND CAPACITANCES						
Input Capacitance	C <sub>ISS</sub>			185	300	pF
Output Capacitance	Coss	$V_{GS} = 0 \text{ V, f} = 1.0 \text{ MHz,}$ $V_{DS} = -10 \text{ V}$		95	150	]
Reverse Transfer Capacitance	C <sub>RSS</sub>	- VDS - 10 V		30	50	1
Total Gate Charge	Q <sub>G(TOT)</sub>			3.0	6.0	nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = -4.5 \text{ V}, V_{DS} = -10 \text{ V},$ $I_D = -2.2 \text{ A}$		0.2		
Gate-to-Source Charge	Q <sub>GS</sub>	$I_D = -2.2 \text{ A}$		0.5		]
Gate-to-Drain Charge	$Q_{GD}$			0.9		
SWITCHING CHARACTERISTICS (Note	e 3)					
Turn-On Delay Time	t <sub>d(ON)</sub>			7.0	12	ns
Rise Time	t <sub>r</sub>	$V_{GS} = -4.5 \text{ V}, V_{DD} = -16 \text{ V},$		13	25	
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = -2.2 \text{ A}, R_G = 2.5 \Omega$		33	50	
Fall Time	t <sub>f</sub>			27	40	
DRAIN-SOURCE DIODE CHARACTER	ISTICS (Note 2)					
Forward Diode Voltage	V <sub>SD</sub>	$V_{GS} = 0 \text{ V},$ $I_{S} = -2.1 \text{ A}$		-0.85	-1.15	V
Reverse Recovery Time	tRR			32		ns
Charge Time	ta	$V_{GS} = 0 \text{ V, } I_{S} = -2.1 \text{ A}$		10		]
Discharge Time	tb	dl <sub>S</sub> /dt = 100 A/μs		22		1
Reverse Recovery Charge	QRR	7		15		nC

# $\textbf{SCHOTTKY DIODE ELECTRICAL CHARACTERISTICS} \ (T_J = 25^{\circ}\text{C unless otherwise noted})$

Parameter Symb		Test Conditions	Min	Тур	Max	Units
Maximum Instantaneous Forward Voltage	V <sub>F</sub>	I <sub>F</sub> = 0.1 A		0.425		V
		I <sub>F</sub> = 0.5 A		0.480		
		I <sub>F</sub> = 1.0 A		0.510	0.575	
Maximum Instantaneous Reverse Current	I <sub>R</sub>	V <sub>R</sub> = 10 V			1.0	μΑ
		V <sub>R</sub> = 20 V			5.0	
Maximum Voltage Rate of Change	dv/dt	V <sub>R</sub> = 20 V		10,000		V/ns
Non-Repetitive Peak Surge Current	I <sub>FSM</sub>	Halfwave, Single Pulse, 60 Hz			23	Α

Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
 Switching characteristics are independent of operating junction temperatures.

# TYPICAL MOSFET PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On–Resistance vs. Drain Current and Gate Voltage




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

# TYPICAL MOSFET PERFORMANCE CURVES ( $T_J = 25^{\circ}C$ unless otherwise noted)




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current





Figure 11. Thermal Response


# TYPICAL SCHOTTKY PERFORMANCE CURVES (T<sub>J</sub> = 25°C unless otherwise noted)



IF, INSTANTANEOUS FORWARD **CURRENT (AMPS)**  $T_J = 150^{\circ}C$  $T_J = 25^{\circ}C$ 0.1 0.20 0.40 0.60 0.80 V<sub>F</sub>, MAXIMUM INSTANTANEOUS FORWARD VOLTAGE (VOLTS)

Figure 12. Typical Forward Voltage

Figure 13. Maximum Forward Voltage




1.8

Figure 14. Typical Reverse Current

Figure 15. Maximum Reverse Current

20






Figure 16. Current Derating

Figure 17. Forward Power Dissipation

#### **SOLDERING FOOTPRINT\***




Figure 18. Basic

Figure 19. Style 3

\*For additional information on our Pb–Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

#### **BASIC PAD PATTERNS**


The basic pad layout with dimensions is shown in Figure 18. This is sufficient for low power dissipation MOSFET applications, but power semiconductor performance requires a greater copper pad area, particularly for the drain leads.

The minimum recommended pad pattern shown in Figure 19 improves the thermal area of the drain connections (pins 5, 6) while remaining within the confines

of the basic footprint. The drain copper area is 0.0019 sq. in. (or 1.22 sq. mm). This will assist the power dissipation path away from the device (through the copper lead–frame) and into the board and exterior chassis (if applicable) for the single device. The addition of a further copper area and/or the addition of vias to other board layers will enhance the performance still further.

#### PACKAGE DIMENSIONS

ChipFET™ CASE 1206A-03 **ISSUE G** 



#### NOTES:

- DIMENSIONING AND TOLERANCING PER ANSI Y14.5M, 1982. CONTROLLING DIMENSION: MILLIMETER.
- MOLD GATE BURRS SHALL NOT EXCEED 0.13 MM PER SIDE. LEADFRAME TO MOLDED BODY OFFSET IN HORIZONTAL
- AND VERTICAL SHALL NOT EXCEED 0.08 MM.
  DIMENSIONS A AND B EXCLUSIVE OF MOLD GATE BURRS.
- NO MOLD FLASH ALLOWED ON THE TOP AND BOTTOM LEAD SURFACE

	М	ILLIMETE	RS	INCHES				
DIM	MIN	NOM	MAX	MIN	NOM	MAX		
Α	1.00	1.05	1.10	0.039	0.041	0.043		
b	0.25	0.30	0.35	0.010	0.012	0.014		
С	0.10	0.15	0.20	0.004	0.006	0.008		
D	2.95	3.05	3.10	0.116	0.120	0.122		
E	1.55	1.65	1.70	0.061	0.065	0.067		
е	0.65 BSC			0.025 BSC				
e1	0.55 BSC				0.022 BSC	;		
L	0.28	0.35	0.42	0.011	0.014	0.017		
HE	1.80	1.90	2.00	0.071	0.075	0.079		
θ		5° NOM		5° NOM				

# STYLE 3: PIN 1. A

- 4. G 5. D
- 6. D 7. C

## ChipFET is a trademark of Vishay Siliconix.

ON Semiconductor and un are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 61312, Phoenix, Arizona 85082-1312 USA Phone: 480-829-7710 or 800-344-3860 Toll Free USA/Canada Fax: 480-829-7709 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

N. American Technical Support: 800-282-9855 Toll Free

Japan: ON Semiconductor, Japan Customer Focus Center 2-9-1 Kamimeguro, Meguro-ku, Tokyo, Japan 153-0051 Phone: 81-3-5773-3850

ON Semiconductor Website: http://onsemi.com

Order Literature: http://www.onsemi.com/litorder

For additional information, please contact your local Sales Representative