

# dsPIC30F6010

# dsPIC30F6010 Family Silicon Errata and Data Sheet Clarification

The dsPIC30F6010 family devices that you have received conform functionally to the current Device Data Sheet (DS70119E), except for the anomalies described in this document.

The silicon issues discussed in the following pages are for silicon revisions with the Device and Revision IDs listed in Table 1. The silicon issues are summarized in Table 2.

The errata described in this document will be addressed in future revisions of the dsPIC30F6010 silicon.

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated in the last column of Table 2 apply to the current silicon revision (B2).

Data Sheet clarifications and corrections start on page 26, following the discussion of silicon issues.

The silicon revision level can be identified using the current version of MPLAB® IDE and Microchip's programmers, debuggers and emulation tools, which are available at the Microchip corporate web site (www.microchip.com).

For example, to identify the silicon revision level using MPLAB IDE in conjunction with MPLAB ICD 2 or PICkit<sup>™</sup> 3:

- Using the appropriate interface, connect the device to the MPLAB ICD 2 programmer/debugger or PICkit 3.
- From the main menu in MPLAB IDE, select <u>Configure>Select Device</u>, and then select the target part number in the dialog box.
- Select the MPLAB hardware tool (<u>Debugger>Select Tool</u>).
- Perform a "Connect" operation to the device (<u>Debugger>Connect</u>). Depending on the development tool used, the part number and Device Revision ID value appear in the **Output** window.

**Note:** If you are unable to extract the silicon revision level, please contact your local Microchip sales office for assistance.

The Device and Revision ID values for the various dsPIC30F6010 silicon revisions are shown in Table 1.

### TABLE 1: SILICON DEVREY VALUES

Part Number	Device ID <sup>(1)</sup>	Revision ID for Silicon Revision <sup>(2)</sup>		
Part Number	Device iD.	B1	B2	
dsPIC30F6010	0x0188	0x1040	0x1042	

- Note 1: The Device and Revision IDs (DEVID and DEVREV) are located at the last two implemented addresses in program memory.
  - 2: Refer to the "dsPIC30F Flash Programming Specification" (DS70102) for detailed information on Device and Revision IDs for your specific device.

TABLE 2: SILICON ISSUE SUMMARY

Module	Feature	Item Number	Issue Summary		cted ions <sup>(1)</sup>
		Number		B1	B2
Data EEPROM	Speed	1.	Data EEPROM is operational up to 20 MIPS.	Х	Х
CPU	Unsigned MAC	2.	The Unsigned Integer mode for the MAC-type DSP instructions does not function as specified.	Х	Х
CPU	MAC Class Instructions with ±4 Address Modification	3.	Sequential MAC instructions, which prefetch data from Y data space using $\pm 4$ address modification, will cause an address error trap.	X	X
CPU	DAW.b Instruction	4.	The Decimal Adjust instruction, DAW.b, may improperly clear the Carry bit, C (SR<0>).	Х	Х
PSV Operations	I	5.	In certain instructions, fetching one of the operands from program memory using Program Space Visibility (PSV) will corrupt specific bits in the STATUS Register, SR.	Х	Х
CPU	Nested DO Loops	6.	When using two DO loops in a nested fashion, terminating the nner-level DO loop by setting the EDT bit (CORCON<11>) will roduce unexpected results.		Х
CPU	Y Data Space	7.	When an instruction that writes to a location in the address range of Y data memory is immediately followed by a MAC-type DSP instruction that reads a location also resident in Y data memory, the operations will not be performed as specified.		Х
Interrupt Controller	Traps	8.	When a catastrophic overflow of any of the accumulators causes an arithmetic (math) error trap, the overflow Status bits need to be cleared to exit the trap handler.	Х	Х
CPU	REPEAT Instruction	9.	When a REPEAT loop is interrupted by two or more interrupts in a nested fashion, an address error trap may be caused.	Х	Х
CPU	DISI Instruction	10.	The DISI instruction will not disable interrupts if a DISI instruction is executed in the same instruction cycle that the DISI counter decrements to zero.	Х	Х
Timers	32-bit Mode	11.	The 32-bit general purpose timers do not function as specified for prescaler ratios other than 1:1.	Х	Х
Output Compare	PWM Mode	12.	Output compare will produce a glitch when loading 0% duty cycle in PWM mode. It will also miss the next compare after the glitch.	Х	Х
Output Compare	I/O Pin	13.	The Output Compare module will produce a glitch on the output when an I/O pin is initially set high, and the module is configured to drive the pin low at a specified time.	Х	Х
QEI	Index Pulse	14.	The Reset on Index Pulse mode does not work.	Х	Х
ADC	Sequential Sampling	15.	Sampling multiple channels sequentially using any conversion trigger other than the auto-convert feature requires SAMC bits to be non-zero.		Х
ADC	Gain Error	16.	The 10-bit ADC exhibits a maximum gain error of ±3 Least Significant bits (LSbs).	Х	Х
PWM	Time Base Prescaler	17.	The Motor Control PWM time base prescaler options, 1:4, 1:16 and 1:64, may produce unexpected results when used to generate PWM pulses.		Х

Note 1: Only those issues indicated in the last column apply to the current silicon revision.

TABLE 2: SILICON ISSUE SUMMARY (CONTINUED)

Module	Feature	Item	Issue Summary		cted ions <sup>(1)</sup>
		Number	•	B1	B2
PWM	Output Override	18.	The output override function of the PWM module, controlled by the OVDCON register and the OSYNC bit (PWMCON2<1>), produces unexpected results when OSYNC = 1.	Х	Х
PWM	Output Override	19.	Unexpected results may occur when the OSYNC bit (PWMCON2<1>) is set.		Х
PWM	Dead Time Generators	20.	Unexpected output results may occur if the motor control PWM is operated in Complementary mode with dead time and the duty cycle near 0% or 100%.		Х
CAN	Read Operations on SFRs	21.	Read operations performed on CAN module Special Function Registers (SFRs), may yield incorrect results at operation over 20 MIPS.	Х	Х
Flash Memory	IDD Current	22.	This release of silicon exhibits a current draw (IDD) of approximately 370 mA during a Row Erase operation performed on program Flash memory.	Х	Х
V <sub>DD</sub> Operating Voltage	30 MIPS Operation	23.	Applications operating off 5 volts VDD at 30 MIPS should ensure the VDD remains between 4.75V and 5.5V.	Х	Х
PLL	4x Mode	24.	The 4x PLL mode of operation may not function correctly for certain input frequencies.		Х
Interrupt Controller	_	25.	An interrupt occurring immediately after modifying the CPU IPL, interrupt IPL, interrupt enable or interrupt flag may cause an address error trap.		Х
PLL	8x Mode	26.	If 8x PLL mode is used, the input frequency range is 5 MHz-10 MHz instead of 4 MHz-10 MHz.	Х	Х
QEI	Interrupt Generation	27.	The Quadrature Encoder Interface (QEI) module does not generate an interrupt in a particular overflow condition.	Х	Х
Sleep Mode	_	28.	Execution of the Sleep instruction (PWRSAV #0) may cause incorrect program operation after the device wakes up from Sleep. The current consumption during Sleep may also increase beyond the specifications listed in the device data sheet.	X	X
I <sup>2</sup> C™	Slave Mode	29.	The I <sup>2</sup> C module loses incoming data bytes when operating as an I <sup>2</sup> C slave.	Х	Х
PWM	Debug Mode	30.	PTMR does not continue counting down after halting code execution in Debug mode.	Х	Х
I/O	Port Pin Multiplexed with IC1	31.	The port I/O pin multiplexed with the Input Capture 1 (IC1) function cannot be used as a digital input pin when the UART auto-baud feature is enabled.	Х	Х
l <sup>2</sup> C	10-bit Addressing	32.	When the I <sup>2</sup> C module is configured for 10-bit addressing using the same address bits (A10 and A9) as other I <sup>2</sup> C devices, the A10 and A9 bits may not work as expected.	Х	Х
Timer	Sleep Mode	33.	Clock switching prevents the device from waking up from Sleep.	Х	Х
PLL	Lock Status bit	34.	The PLL LOCK Status bit (OSCCON<5>) can occasionally get cleared and generate an oscillator failure trap even when the PLL is still locked and functioning correctly.		Х
PSV Operations	_	35.	An address error trap occurs in certain addressing modes when accessing the first four bytes of any PSV page.	Х	Х

**Note 1:** Only those issues indicated in the last column apply to the current silicon revision.

TABLE 2: SILICON ISSUE SUMMARY (CONTINUED)

Module	Feature	Item	Item Issue Summary			
Numbe		Number		B1	B2	
I <sup>2</sup> C	10-bit Addressing	36.	The 10-bit slave does not set the RBF flag or load the I2CxRCV register on address match if the Least Significant bits of the address are the same as the 7-bit reserved addresses.	Х	Х	
I <sup>2</sup> C	10-bit Addressing	37.	When the I <sup>2</sup> C module is configured as a 10-bit slave with an address of 0x102, the I2CxRCV register content for the lower address byte is 0x01 rather than 0x02.	Х	Х	
I <sup>2</sup> C	Bus Collision	38.	When the I <sup>2</sup> C module is enabled, the dsPIC <sup>®</sup> DSC device generates a glitch on the SDA and SCL pins, causing a false communication start in a single-master configuration or a bus collision in a multi-master configuration.	X	Х	
CAN	RX Filters 3, 4 and 5	39.	CAN Receive filters 3, 4 and 5 may not work for a given combination of instruction cycle speed and CAN bit time quanta.		Х	
Flash Memory	Device Reset	40.	When a device Reset occurs while an Run-Time Self-Programming (RTSP) operation is ongoing, code execution may lead to an Address Error trap.	Х		
Interrupt Controller	IPC2 SFR Write Sequence	41.	A specific write sequence for Interrupt Priority Control 2 (IPC2) SFR is required.	Х		
QEI	Timer Gated Accumulation Mode	42.	When Timer Gated Accumulation is enabled, the QEI does not generate an interrupt on every falling edge.		Х	
QEI	Timer Gated Accumulation Mode	43.	When Timer Gated Accumulation is enabled, and an external signal is applied, the POSCNT increments and generates an interrupt after a match with MAXCNT.		Х	
ADC	Current Consumption in Sleep Mode	44.	If the ADC module is in an enabled state when the device enters Sleep Mode, the power-down current (IPD) of the device may exceed the device data sheet specifications.	Х	Х	

**Note 1:** Only those issues indicated in the last column apply to the current silicon revision.

# Silicon Errata Issues

Note: This document summarizes all silicon errata issues from all revisions of silicon, previous as well as current. Only the issues indicated by the shaded column in the following tables apply to the current silicon revision (B2).

# 1. Module: Data EEPROM

At device throughput is greater than 20 MIPS for VDD in the range 4.75V to 5.5V (or 10 MIPS for VDD in the range 3V to 3.6V), Table Read instructions (TBLRDL/TBLRDH) and instructions that use Program Space Visibility (PSV) do not function correctly when reading data from Data EEPROM.

### Work around

When reading data from Data EEPROM, the application should perform a clock-switch operation to lower the frequency of the system clock so that the throughput is less than 20 MIPS. This may be easily performed at any time via the Oscillator Postscaler bits, POST (OSCCON<7:6>), that allow the application to divide the system clock down by a factor of 4, 16 or 64.

### **Affected Silicon Revisions**

B1	B2			
Χ	Χ			

### 2. Module: CPU

The US bit (CORCON<12>) controls whether MAC-type DSP instructions operate in Signed or Unsigned mode. The device defaults to a Signed mode on power-up (US = 0).

For this revision of silicon, MAC-type DSP instructions do not function as specified in Unsigned mode (US = 1). Also, for this revision, the US bit will always read as  $^{\circ}$ 0'.

# Work around

Ensure that the US bit is not set by the application. In order to perform unsigned integer multiplications, use the MCU Multiply instruction, MUL. UU.

### Affected Silicon Revisions

B1	B2			
Χ	Χ			

# 3. Module: CPU

Sequential MAC class instructions, which prefetch data from Y data space using ±4 address modification, will cause an address error trap. The trap occurs only when all of the following conditions are true:

- Two sequential MAC class instructions (or a MAC class instruction executed in a REPEAT or DO loop) that prefetch from Y data space.
- Both instructions prefetch data from Y data space using the + = 4 or - = 4 address modification.
- Neither of the instruction uses an accumulator write back.

### Work around

The problem described above can be avoided by using any of the following methods:

- Inserting any other instruction between the two MAC class instructions.
- Adding an accumulator write back (a dummy write back if needed) to either of the MAC class instructions.
- 3. Do not use the + = 4 or = 4 address modification.
- 4. Do not prefetch data from Y space data.

B1	B2			
Х	Х			

# 4. Module: CPU

The Decimal Adjust instruction, DAW.b, may improperly clear the Carry bit, C (SR<0>), when executed.

# Work around

Check the state of the Carry bit prior to executing the  $\mathtt{DAW.b}$  instruction. If the Carry bit is set, set the Carry bit again after executing the  $\mathtt{DAW.b}$  instruction. Example 1 shows how the application should process the Carry bit during a BCD addition operation.

# EXAMPLE 1: CHECK CARRY BIT BEFORE DAW.b

```
.include "p30f6010.inc"
......

mov.b #0x80, w0 ;First BCD number
mov.b #0x80, w1 ;Second BCD number
add.b w0, w1, w2 ;Perform addition
bra NC, L0 ;If C set go to L0
daw.b w2 ;If not,do DAW and
bset.b SR, #C ;set the carry bit
bra L1 ;and exit
L0:daw.b w2
L1: ....
```

B1	B2			
Χ	Χ			

# 5. Module: PSV Operations

When one of the operands of instructions shown in Table 3 is fetched from program memory using PSV, the STATUS Register, SR and/or the results may be corrupted. These instructions are identified in Table 3. Example 2 demonstrates one scenario where this occurs.

Also, always use Work around 2 if the C compiler is used to generate code for dsPIC30F6010 devices.

TABLE 3: AFFECTED INSTRUCTIONS

Instruction <sup>(1)</sup>	Examples of Incorrect Operation <sup>(2)</sup>	Data Corruption IN
ADDC	ADDC W0, [W1++], W2;	SR<1:0> bits <sup>(3)</sup> , Result in W2
SUBB	SUBB.b W0, [++W1], W3;	SR<1:0> bits <sup>(3)</sup> , Result in W3
SUBBR	SUBBR.b W0, [++W1], W3;	SR<1:0> bits <sup>(3)</sup> , Result in W3
СРВ	CPB W0, [W1++], W4;	SR<1:0> bits <sup>(3)</sup>
RLC	RLC [W1], W4 ;	SR<1:0> bits <sup>(3)</sup> , Result in W4
RRC	RRC [W1], W2 ;	SR<1:0> bits <sup>(3)</sup> , Result in W2
ADD (Accumulator-based)	ADD [W1++], A ;	SR<1:0> bits <sup>(3)</sup>
LAC	LAC [W1], A ;	SR<15:10> bits <sup>(4)</sup>

- Note 1: Refer to the "dsPIC30F/33F Programmer's Reference Manual" (DS70157) for details on the dsPIC30F Instruction set.
  - 2: The errata only affects these instructions when a PSV access is performed to fetch one of the source operands in the instruction. A PSV access is performed when the Effective Address of the source operand is greater than 0x8000 and the PSV bit (CORCON<2>) is set to '1'. In the examples shown, the data access from program memory is made via the W1 register.
  - 3: SR<1:0> bits represent Sticky Zero and Carry Status bits, respectively.
  - 4: SR<15:10> bits represent Accumulator Overflow and Saturation Status bits.

### **EXAMPLE 2: INCORRECT RESULTS**

```
.include "p30fxxxx.inc"
. . . . . . .
MOV.B #0x00, W0 ;Load PSVPAG register
MOV.B WREG, PSVPAG
BSET
       CORCON, #PSV; Enable PSV
. . . .
       #0x8200, W1; Set up W1 for
MOV
                   ;indirect PSV access
                   from 0x000200
ADD
       W3, [W1++], W5 ; This instruction
                       ;works ok
ADDC
        W4, [W1++], W6; Carry flag and
                       ;W6 gets
                   ;corrupted here!
```

# Work arounds

# Work around 1: For Assembly Language Source Code

To work around the erratum in the MPLAB ASM30 assembler, the application may perform a PSV access to move the source operand from program memory to RAM or a W register prior to performing the operations listed in Table 3. The work around for Example 2 is demonstrated in Example 3.

# **EXAMPLE 3: CORRECT RESULTS**

.includ	.include "p30fxxxx.inc"						
MOV.B MOV.B BSET	#0x00, w0 ;Load PSVPAG register WREG, PSVPAG CORCON, #PSV;Enable PSV						
MOV	#0x8200, W1;Set up W1 for ;indirect PSV access ;from 0x000200						
ADD	W3, [W1++], W5;This instruction ;works ok						
MOV	[W1++], W2 ;Load W2 with data						
ADDC	;from program memory W4, W2, W6 ;Carry flag and W4 ;results are ok!						

# Work around 2: For C Language Source Code

For applications using C language, MPLAB C30 versions 1.20.04 or higher provide the following command-line switch that implements a work around for the erratum.

-merrata=psv

Refer to the "readme.txt" file in the MPLAB C30 v1.20.04 toolsuite for further details.

B1	B2			
Х	Χ			

### 6. Module: CPU

When using two DO loops in a nested fashion, terminating the inner-level DO loop by setting the EDT bit (CORCON<11>) will produce unexpected results. Specifically, the device may continue executing code within the outer DO loop forever. This erratum does not affect the operation of the MPLAB C30 compiler.

### Work around

The application should save the DCOUNT Special Function Register (SFR) prior to entering the inner DO loop and restore it upon exiting the inner DO loop. This work around is shown in Example 4.

# EXAMPLE 4: SAVE AND RESTORE DCOUNT

		DOCOITI					
	.includ	de "p30fxxxx	.inc"				
	DO #CNT	[1, LOOP0	;Outer loop start				
	PUSH	DCOUNT	;Save DCOUNT				
	DO	#CNT2, LOOP	Pl ;Inner loop				
			;starts				
	BTSS	Flag, #0					
	BSET	CORCON, #EI	OT:Terminate inner				
			;DO-loop early				
LOOP1:	VOM	W1, W5	;Inner loop ends				
	POP	DCOUNT	Restore DCOUNT				
LOOP0:	MOV	W5, W8	;Outer loop ends				
Note:	For det	tails on the	functionality of				
	EDT bit	EDT bit, see section 2.9.2.4					
	in the	dsPIC30F Fa	mily Reference				
	Manual.						

# **Affected Silicon Revisions**

B1	B2			
Χ	Χ			

# 7. Module: CPU

When an instruction that writes to a location in the address range of Y data memory (addresses between 0x1800 and 0x27FF) is immediately followed by a MAC-type DSP instruction that reads a location also resident in Y data memory, the two operations will not be executed as specified. This is demonstrated in Example 5.

# **EXAMPLE 5: INCORRECT RESULTS**

MOV	#0x190A, W0	;Load address > = ;0x1800 into W0
MOV	#0x19B0, W10	;Load address >= ;0x1800 into W10
MOV	W2, [W0++]	;Perform indirect ;write via W0 to ;address >= 0x1800
MAC	W4*W5, A, [W10]	+=2, W5 ;Perform ;read operation ;using Y-AGU

# **Work arounds**

### Work around 1:

Insert a  $\mathtt{NOP}$  between the two instructions as shown in Example 6.

# **EXAMPLE 6: CORRECT RESULTS**

MOV	#0x190A, W0	;Load address > = ;0x1800 into W0
MOV	#0x19B0, W10	;Load address >=
		;0x1800 into W10
MOV	W2, [W0++]	;Perform indirect
		;write via W0 to
		;address >= 0x1800
NOP		;No operation
MAC	W4*W5, A, [W10]	+=2, W5 ;Perform
		read operation;
		;using Y-AGU

# Work around 2:

If work around #1 is not feasible due to application real-time constraints, the user may take precautions to ensure that a write operation performed on a location in Y data memory is not immediately followed by a DSP MAC-type instruction that performs a read operation of a location in Y data memory.

B1	B2			
Χ	Х			

# 8. Module: Interrupt Controller

Catastrophic accumulator overflow traps are enabled as follows:

- COVTE (INTCON1<8>) = 1
- SATA/SATB (CORCON <7/6>) = 0

A carry generated out of bit 39 in the accumulator causes a catastrophic overflow of the accumulator since the sign bit has been destroyed. If a math error trap handler has been defined, the processor will vector to the math error trap handler upon a catastrophic overflow.

If the respective Accumulator Overflow Status bit, OA or OB (SR<15/14>), is not cleared within the trap handler routine prior to exiting the trap handler routine, the processor will immediately re-enter the trap handler routine.

# Work around

If a math error trap occurs due to a catastrophic accumulator overflow, the overflow status flags, OA and/or OB (SR<15/14>), should be cleared within the trap handler routine. Subsequently, the MATHERR (INTCON1<4>) flag bit should be cleared within the trap handler prior to executing the RETFIE instruction.

Since the OA and OB bits are read-only bits, it will be necessary to execute a dummy accumulator-based instruction within the Trap Service Routine (TSR) in order to clear these Status bits and eventually clear the MATHERR trap flag. This is shown in Example 7.

# EXAMPLE 7: USING DUMMY DSP INSTRUCTION

.globalN	MathErro:	r
MathError:	BTSC	SR, #OA
	CLR	A
	BTSC	SR, #OB
	CLR	В
	BCLR	INTCON1, #MATHERR
	RETFIE	

B1	B2			
Χ	Χ			

### 9. Module: CPU

When interrupt nesting is enabled (or NSTDIS bit (INTCON1<15>) is '0'), the following sequence of events will lead to an address error trap:

- 1. REPEAT loop is active.
- 2. An interrupt is generated during the execution of the REPEAT loop.
- The CPU executes the Interrupt Service Routine (ISR) of the source causing the interrupt.
- 4. Within the ISR, when the CPU is executing the first instruction cycle of the 3-cycle RETFIE (Return from Interrupt) instruction, a second interrupt is generated by a source with a higher interrupt priority.

### Work around

Processing of Interrupt Service Routines should be disabled while the RETFIE instruction is being executed. This may be accomplished in two different ways:

1. Place a DISI instruction immediately before the RETFIE instruction in all Interrupt Service Routines of interrupt sources that may be interrupted by other higher priority interrupt sources (with priority levels 1 through 6). This is shown in Example 8 in the Timer1 ISR. In this example, a DISI instruction inhibits level 1 through level 6 interrupts for 2 instruction cycles, while the RETFIE instruction is executed.

# **EXAMPLE 8:** DISI BEFORE RETFIE

```
__TlInterrupt: ;Timerl ISR

PUSH W0 ;This line optional
.....

BCLR IFSO, #TlIF

POP W0 ;This line optional

DISI #1

RETFIE ;Another interrupt occurs
;here and it is processed
;correctly
```

Immediately prior to executing the RETFIE instruction, increase the CPU priority level by modifying the IPL<2:0> bits (SR<7:5>) to '111' as shown in Example 9. This will disable all interrupts between priority levels 1 through 7.

# **EXAMPLE 9:** RAISE IPL BEFORE RETFIE

```
__TlInterrupt: ;Timer1 ISR

PUSH W0
.....

BCLR IFS0, #T1IF

MOV.B #0xE0, W0

MOV.B WREG, SR

POP W0

RETFIE ;Another interrupt occurs
;here and it is processed
;correctly
```

B1	B2			
Χ	Χ			

### 10. Module: CPU

When a user executes a DISI #7, for example, this will disable interrupts for 7 + 1 cycles (7 + the DISI instruction itself). In this case, the DISI instruction uses a counter which counts down from 7 to 0. The counter is loaded with 7 at the end of the DISI instruction.

If the user code executes another DISI on the instruction cycle where the DISI counter has become zero, the new DISI count is loaded, but the DISI state machine does not properly re-engage and continue to disable interrupts. At this point, all interrupts are enabled. The next time the user code executes a DISI instruction, the feature will act normally and block interrupts.

In summary, it is only when a DISI execution is coincident with the current DISI count = 0, that the issue occurs. Executing a DISI instruction before the DISI counter reaches zero will not produce this error. In this case, the DISI counter is loaded with the new value, and interrupts remain disabled until the counter becomes zero.

#### Work around

When executing multiple DISI instructions within the source code, make sure that subsequent DISI instructions have at least one instruction cycle between the time that the DISI counter decrements to zero and the next DISI instruction. Alternatively, make sure that subsequent DISI instructions are called before the DISI counter decrements to zero.

### **Affected Silicon Revisions**

B1	B2			
Χ	Χ			

# 11. Module: Timers

Pairs of 16-bit timers may be combined to form 32-bit timers. For example, Timer2 and Timer3 are combined into a single 32-bit timer. For this release of silicon, when a 32-bit timer is prescaled by ratios other than 1:1, unexpected results may occur.

### Work around

None. The application may only use the 1:1 prescaler for 32-bit timers.

# **Affected Silicon Revisions**

B1	B2			
Х	Х			

# 12. Module: Output Compare

If the desired duty cycle is '0' (OCxRS = 0), the module will generate a high level glitch of 1 Tcy. The second problem is that on the next cycle after the glitch, the OC pin does not go high, or, in other words, it misses the next compare for any value written on OCxRS.

# Work around

There are two possible solutions to this problem:

- Load a value greater than '0' to the OCxRS register when operating in PWM mode. In this case, no 0% duty cycle is achievable.
- If the application requires 0% duty cycles, the Output Compare module can be disabled for 0% duty cycles, and re-enabled for non-zero percent duty cycles.

# **Affected Silicon Revisions**

B1	B2			
Χ	Χ			

# 13. Module: Output Compare

A glitch will be produced on an output compare pin under the following conditions:

- The user software initially drives the I/O pin high using the Output Compare module or a write to the associated PORT register.
- The Output Compare module is configured and enabled to drive the pin low at some point in later time (OCxCON = 0x0002 or OCxCON = 0x0003).

When these events occur, the Output Compare module will drive the pin low for one instruction cycle (TcY) after the module is enabled.

### Work around

None. However, the user may use a timer interrupt and write to the associated PORT register to control the pin manually.

B1	B2			
Х	Χ			

# 14. Module: QEI

For this release of silicon, the Quadrature Encoder Interface (QEI) module should not be operated in the Reset on Index Pulse mode.

### Work around

None.

### **Affected Silicon Revisions**

B1	B2			
Χ	Χ			

# 15. Module: ADC

Sampling multiple channels sequentially using any conversion trigger source other than the auto-convert feature requires SAMC bits to be non-zero. Thus, if the following conditions are all satisfied, the module may not operate as specified:

- Multiple S/H channels are sampled sequentially
  - CHPS (ADCON2<9:8>) is not equal to '00' and SIMSAM (ADCON1<3>) = 0
- Auto-Convert option is not chosen as the conversion trigger
  - SSRC (ADCON1<7:5>) is not equal to '111'
- SAMC (ADCON3<12:8>) is equal to '00000'

# Work around

Set the value of the SAMC bits to anything other than '00000'. The module will now operate as specified.

### **Affected Silicon Revisions**

B1	B2			
Х	Χ			

### 16. Module: ADC

The 10-bit A/D converter exhibits a maximum gain error of ±3 Least Significant bits.

### Work around

Gain errors can be calibrated out with hardware or in software.

# **Affected Silicon Revisions**

B1	B2			
Χ	Χ			

### 17. Module: PWM

The input clock to the PWM time base has prescaler options of 1:1, 1:4, 1:16 or 1:64, selected by the PTCKPS (PTCON<3:2>) control bits. In this release of silicon, the options 1:4, 1:16 and 1:64 may produce unexpected results when used to generate PWM pulses.

# Work around

The prescaler should be set to the 1:1 option (i.e., prescaler should be disabled) in this release of silicon when generating PWM pulses.

В	1	B2			
Х	(	Х			

# 18. Module: PWM

The output override function of the PWM module, controlled by the OVDCON register, produces unexpected results on the output pins in certain cases when the module is used in Complementary mode. These cases are shown in Table 4. Future releases of silicon will operate as shown in the "Expected Output" columns in Table 4.

# Work around

None.

# **Affected Silicon Revisions**

B1	B2			
Х	Х			

# TABLE 4: OUTPUT OVERRIDE: EXPECTED VS. OBSERVED OPERATION(1,2,3)

OVDCON	Dead Time		Comments			
OVDCON	Enabled	PWM1H	PWM1L	PWM1H	PWM1L	
0x0100	Yes	Low	PWM	Low	Low	Output on PWM1L pin is shortened by dead time
0x0200	Yes	PWM	Low	Low	Low	Output on PWM1H pin is shortened by dead time

- Note 1: Other Motor Control PWM SFRs were initialized as follows: PTCON = 0x8002 and PWMCON1 = 0x0011.
  - 2: For these settings of OVDCON, the OSYNC bit (PWMCON<1>) should be cleared to '0' for correct operation.
  - 3: Results are shown here for the PWM1H and PWM1L pins only. Similar results will be observed for any other pair of complementary output pins (PWM2H/L, PWM3H/L and PWM4H/L) and any other chosen duty cycle.

### 19. Module: PWM

Unexpected results may occur when the PWM pins are manually controlled using the OVDCON register and the OSYNC bit (PWMCON2<1>) is set.

### Work around

Set OSYNC = 0 when the PWM pins are manually controlled using the OVDCON register.

# **Affected Silicon Revisions**

B1	B2			
Х	Х			

### 20. Module: PWM

If the motor control PWM module is operated in Complementary mode with a non-zero dead time, unexpected results may occur on the PWM output pins when the PWM pulse widths are less than or equal to the programmed dead time.

# Work around

The maximum and minimum duty cycles should be limited in software so that the PWM pulse-width on either complementary output pin is not equal to or less than the dead time. If the PWM is used to drive a motor or similar inductive load, the PWM pulse-width on either complementary output pin should be not less than three times the dead time to avoid distortion of the load current. For pulse widths less than the dead time, the PWM outputs can be saturated to 0% or 100% duty cycle by manual override of the PWM pins.

# **Affected Silicon Revisions**

B1	B2			
Х	Х			

### 21. Module: CAN

Data read from the CAN module Special Function Registers may not be correct at device operation greater than 20 MIPS for VDD in the range 4.75V to 5.5V (or 10 MIPS for VDD in the range 3V to 3.6V).

If the dsPIC DSC needs to operate at a throughput higher than 20 MIPS, the user should incorporate the suggested work arounds while reading CAN SFRs.

Applications that use Microchip's dsPIC30F Peripheral Library and Vector Informatik's CANbedded software, should operate the device at 20 MIPS or less.

#### Work arounds

# Work around 1: For Assembly Language Source Code

When reading any CAN SFR, perform two consecutive read operations of that SFR. The work around is demonstrated in Example 10. In this example a Memory Direct Addressing mode is used to read the SFR. The application may use any addressing mode to perform the read operation. Note that interrupts must be disabled so that the two consecutive reads do not get interrupted.

# **EXAMPLE 10: CONSECUTIVE READS**

```
.include "p30f6010.inc"
....
disi #1
mov C1RXF0SIDL, w0; first SFR read
mov C1RXF0SIDL, w0; second SFR read
```

# Work around 2: For C Language Source Code

For C programmers, the MPLAB C30 v1.20.02 toolsuite provides a built-in function that may be incorporated in the application source code. This function may be used to read any CAN module SFRs. Some examples of usage are shown in the "readme.txt" file provided with the MPLAB C30 v1.20.02 toolsuite. The function has the following prototype:

```
unsigned__builtin_readsfr(volatile void *);
```

The function argument is the address of a 16-bit SFR. This function should only be used to read the CAN SFRs.

B1	B2			
Χ	Χ			

# 22. Module: Flash Memory

This release of silicon draws a current (IDD) of approximately 370 mA during any Row Erase operation performed on program Flash memory.

### **Work arounds**

### Work around 1:

Supply the VDD pin using a voltage regulator capable of sourcing a minimum of 300 mA of current.

### Work around 2:

When using a voltage regulator capable of driving 150 mA current, and if Brown-out Reset (BOR) is enabled for a VDD greater than or equal to 4.2V, then connect a 1000  $\mu F$  Electrolytic capacitor across the VDD pin and ground.

If the Row Erase operation is performed as part of a Run-Time Self-Programming (RTSP) operation, the user should ensure that the device is operating at less than 10 MIPS prior to the erase operation. To ensure the device is operating at less than 10 MIPS, the application may post-scale the system clock or switch to the Internal FRC oscillator.

# **Affected Silicon Revisions**

B1	B2			
Χ	Χ			

# 23. Module: VDD Operating Voltage

Applications operating off 5 volts VDD at 30 MIPS should ensure the VDD remains between 4.75V and 5.5V. For 5V applications, Table 5 summarizes the maximum MIPS that can be achieved across various temperatures.

# Work around

For 5 volt applications, use a voltage regulator that ensures VDD is in the range 4.75V to 5.5V, in order to achieve 30 MIPS operation.

# **Affected Silicon Revisions**

B1	B2			
Χ	Х			

# TABLE 5: OPERATING MIPS VS. VOLTAGE<sup>(1)</sup>

VDD Range	Temp Range	Max MIPS					
(in volts)	(in °C)	dsPIC30FXXX-30I	dsPIC30FXXX-20I	dsPIC30FXXX-20E			
4.75 to 5.5	-40 to +85	30	20	_			
4.75 to 5.5	-40 to +125	_	_	20			

**Note 1:** Applications that use the CAN peripherals and Data EEPROM should also refer to module 1. (Data EEPROM) and module 21. (CAN).

### 24. Module: PLL

When the 4x PLL mode of operation is selected, the specified input frequency range of 4 MHz-10 MHz is not fully supported.

When device VDD is 2.5V-3.0V, the 4x PLL input frequency must be in the range of 4 MHz-5 MHz. When device VDD is 3.0V-3.6V, the 4x PLL input frequency must be in the range of 4 MHz-6 MHz for both industrial and extended temperature ranges.

### Work around

- Use 8x PLL or 16x PLL mode of operation and set final device clock speed using the POST<1:0> oscillator postscaler control bits (OSCCON<7:6>).
- 2. Use the EC without PLL Clock mode with a suitable clock frequency to obtain the equivalent 4x PLL clock rate.

# **Affected Silicon Revisions**

B1	B2			
Χ	Χ			

# 25. Module: Interrupt Controller

The following sequence of events will lead to an address error trap. The generic term "Interrupt 1" is used to represent any enabled dsPIC30F interrupt.

- User software performs one of the following operations:
  - CPU IPL is raised to Interrupt 1 IPL level or higher, or
  - Interrupt 1 IPL is lowered to CPU IPL level or lower, or
  - Interrupt 1 is disabled (Interrupt 1 IE bit set to '0'), or
  - Interrupt 1 flag is cleared
- Interrupt 1 occurs between 2 and 4 instruction cycles after any of the operations listed above.

### **Work arounds**

# Work around 1: For Assembly Language Source Code

The user may disable interrupt nesting, disable interrupts before modifying the Interrupt 1 setting or execute a DISI instruction before modifying the CPU IPL or Interrupt 1. A minimum DISI value of 4 is required if the DISI instruction is executed immediately before the CPU IPL or Interrupt 1 is modified, as shown in Example 11. It is necessary to have DISI active for four cycles after the CPU IPL or Interrupt 1 is modified.

### **EXAMPLE 11: USING DISI**

```
.include "p30fxxxx.inc"
...
DISI #4 ; protect the disable
; of INT1
BCLR IEC1, #INT1IE ; disable interrupt 1
... ; next instruction
;protected by DISI
```

# Work around 2: For C Language Source Code

For applications using the C language, MPLAB C30 versions 1.32 and higher provide several macros for modifying the CPU IPL. The SET\_CPU\_IPL macro provides the ability to safely modify the CPU IPL, as shown in Example 12.

# EXAMPLE 12: USING SET\_CPU\_IPL MACRO

```
// Note: Macro defined in device include
// files
#define SET_CPU_IPL (ipl) {
  int DISI_save; \
  \
  DISI_save = DISICNT; \
  asm volatile ("disi #0x3FFF");\
  SRbits.IPL = ipl; \
  __builtin_nop(); \
  _builtin_nop(); \
  DISICNT = DISI_save; } (void) 0;

#include "p30fxxxx.h"
  . .
SET_CPU_IPL (3)
  . .
```

There is one level of DISI, so this macro saves and restores the DISI state. For temporarily modifying and restoring the CPU IPL, the macros SET\_AND\_SAVE\_CPU\_IPL and RESTORE\_CPU\_IPL can be used, as shown in Example 13. These macros also make use of the SET\_CPU\_IPL macro.

# EXAMPLE 13: USING SET\_AND\_SAVE\_CPU\_IPL AND RESTORE\_CPU\_IPL MACROS

```
// Note: Macros defined in device include files
#define SET_AND_SAVE_CPU_IPL (save_to, ipl){
    save_to = SRbits.IPL; \
    SET_CPU_IPL (ipl); } (void) 0;

#define RESTORE_CPU_IPL (saved_to) SET_CPU_IPL (saved_to)

#include "p30fxxxx.h"
. . .
int save_to;
SET_AND_SAVE_CPU_IPL (save_to, 3)
. . .
RESTORE_CPU_IPL (save_to)
```

For modification of the Interrupt 1 setting, the INTERRUPT\_PROTECT macro can be used. This macro disables interrupts before executing the desired expression, as shown in Example 14. This macro is not distributed with the compiler.

# EXAMPLE 14: USING INTERRUPT\_PROTECT MACRO

```
#define INTERRUPT_PROTECT (x) {
int save_sr; \
SET_AND_SAVE_CPU_IPL (save_sr, 7);\
x; \
RESTORE_CPU_IPL (save_sr); } (void) 0;
. . .
INTERRUPT_PROTECT (IECObits.UlTXIE=0);
```

**Note:** If you are using a MPLAB C30 compiler version earlier than version 1.32, you may still use the macros by adding them to your application.

B1	B2			
Χ	Χ			

### 26. Module: PLL

If 8x PLL mode is used, the input frequency range is 5 MHz-10 MHz instead of 4 MHz-10 MHz.

### Work around

None. If 8x PLL is used, make sure the input crystal or clock frequency is 5 MHz or greater.

# **Affected Silicon Revisions**

B1	B2			
Χ	Χ			

### 27. Module: QEI

The QEI module does not generate an interrupt when MAXCNT is set to 0xFFFF and the following events occur:

- 1. POSCNT underflows from 0x0000 to 0xFFFF.
- 2. POSCNT stops.
- 3. POSCNT overflows from 0xFFFF to 0x0000.

This sequence of events occurs when the motor is running in one direction, which causes POSCNT to underflow to 0xFFFF. Once this happens, the motor stops and starts to run in the opposite direction, which generates an overflow from 0xFFFF to 0x0000. The QEI module does not generate an interrupt when this condition occurs.

### Work around

To prevent this condition from occurring, set MAXCNT to 0x7FFF, which will cause an interrupt to be generated by the QEI module.

In addition, a global variable could be used to keep track of bit 15, so that when an overflow or underflow condition is present on POSCNT, the variable will toggle bit 15. Example 15 shows the code required for this global variable.

### Affected Silicon Revisions

B1	B2			
Х	Χ			

# **EXAMPLE 15:**

### 28. Module: Sleep Mode

Execution of the Sleep instruction (PWRSAV #0) may cause incorrect program operation after the device wakes up from Sleep. The current consumption during Sleep may also increase beyond the specifications listed in the device data sheet.

# Work arounds

To avoid this issue, implement any of the following three work arounds, depending on the application requirements.

#### Work around 1:

Ensure that the PWRSAV #0 instruction is located at the end of the last row of program Flash memory available on the target device and fill the remainder of the row with NOP instructions.

This can be accomplished by replacing all occurrences of the PWRSAV #0 instruction with a function call to a suitably aligned subroutine. The address() attribute provided by the MPLAB ASM30 assembler can be utilized to correctly align the instructions in the subroutine. For an application written in C, the function call would be GotoSleep(), while for an assembly language application, the function call would be CALL \_GotoSleep.

The address error trap service routine software can then replace the invalid return address saved on the stack with the address of the instruction immediately following the \_GotoSleep or GotoSleep() function call. This ensures that the device continues executing the correct code sequence after waking up from Sleep mode.

Example 16 demonstrates the work around described above.

### **EXAMPLE 16:**

```
______
.global __reset
.global _main
.global _GotoSleep
.global __AddressError
.global __INT1Interrupt
   .section *, code
main:
  BSET
         INTCON2, #INT1EP ; Set up INT pins to detect falling edge
   BCLR IFS1, #INT1IF ; Clear interrupt pin interrupt flag bits
  BSET IEC1, #INT1IE ; Enable ISR processing for INT pins
        _GotoSleep
  CALL
                        ; Call function to enter SLEEP mode
_continue:
  BRA continue
; Address Error Trap
 AddressError:
  BCLR
        INTCON1, #ADDRERR
   ; Set program memory return address to _continue
   POP.D WO
  MOV.B #tblpage (_continue), W1
  MOV
         #tbloffset (_continue), W0
   PUSH.D W0
   RETFIE
 INTlInterrupt:
                          ; Ensure flag is reset
  BCLR IFS1, #INT1IF
  RETETE
                            ; Return from Interrupt Service Routine
   .section *, code, address (0x1FC0)
; fill remainder of the last row with NOP instructions
   .rept 31
      NOP
   .endr
; Place SLEEP instruction in the last word of program memory
  PWRSAV #0
```

#### Work around 2:

Instead of executing a PWRSAV #0 instruction to put the device into Sleep mode, perform a clock switch to the 512 kHz Low-Power RC (LPRC) Oscillator with a 64:1 postscaler mode. This enables the device to operate at 0.002 MIPS, thereby significantly reducing the current consumption of the device. Similarly, instead of using an interrupt to wake-up the device from Sleep mode, perform another clock switch back to the original oscillator source to resume normal operation. Depending on the device, refer to Section 7. "Oscillator" (DS70054) or Section 29. "Oscillator" (DS70268) in the "dsPIC30F Family Reference Manual" (DS70046) for more details on performing a clock switch operation.

**Note:** The above work around is recommended for users for whom application hardware changes are not possible.

#### Work around 3:

Instead of executing a PWRSAV #0 instruction to put the device into Sleep mode, perform a clock switch to the 32 kHz Low-Power (LP) Oscillator with a 64:1 postscaler mode. This enables the device to operate at 0.000125 MIPS, thereby significantly reducing the current consumption of the device. Similarly, instead of using an interrupt to wake-up the device from Sleep mode, perform another clock switch back to the original oscillator source to resume normal operation. Depending on the device, refer to Section 7. "Oscillator" or Section 29. "Oscillator" (DS70054) (DS70268) in the "dsPIC30F Family Reference Manual" (DS70046) for more details on performing a clock switch operation.

Note: The above work around is recommended for users for whom application hardware changes are possible, and also for users whose application hardware already includes a 32 kHz LP Oscillator crystal.

B1	B2			
X	Х			

# 29. Module: I<sup>2</sup>C

When the  $I^2C$  module is configured as a slave, either in single-master or multi-master mode, the  $I^2C$  receiver buffer is filled whether a valid slave address is detected or not. Therefore, an  $I^2C$  receiver overflow condition occurs and this condition is indicated by the I2COV flag in the I2CSTAT register.

This overflow condition inhibits the ability to set the  $I^2C$  receive interrupt flag (SI2CF) when the last valid data byte is received. Therefore, the  $I^2C$  slave Interrupt Service Routine is not called and the  $I^2C$  receiver buffer is not read prior receiving the next data byte.

# Work arounds

To avoid this issue, either of the following two work arounds can be implemented, depending on the application requirements.

#### Work around 1:

For applications in which the I<sup>2</sup>C receiver interrupt is not required, the following procedure can be used to receive valid data bytes:

- 1. Wait until the RBF flag is set.
- 2. Poll the I<sup>2</sup>C receiver interrupt SI2CIF flag.
- 3. If SI2CF is not set in the corresponding Interrupt Flag Status register (IFSx), a valid address or data byte has not been received for the current slave. Execute a dummy read of the I<sup>2</sup>C receiver buffer, I2CRCV; this will clear the RBF flag. Go back to step 1 until SI2CF is set and then continue to Step 4.
- If the SI2CF is set in the corresponding Interrupt Flag Status register (IFSx), valid data has been received. Check the D\_A flag to verify that an address or a data byte has been received.
- 5. Read the I2CRCV buffer to recover valid data bytes. This will also clear the RBF flag.
- 6. Clear the I<sup>2</sup>C receiver interrupt flag SI2CF.
- 7. Go back to step 1 to continue receiving incoming data bytes.

#### Work around 2:

Use this work around for applications in which the I<sup>2</sup>C receiver interrupt is required. Assuming that the RBF and the I2COV flags in the I2CSTAT register are set due to previous data transfers in the I<sup>2</sup>C bus (i.e., between master and other slaves); the following procedure can be used to receive valid data bytes:

- When a valid slave address byte is detected, SI2CF bit is set and the I<sup>2</sup>C slave Interrupt Service Routine is called; however, the RBF and I2COV bits are already set due to data transfers between other I<sup>2</sup>C nodes.
- 2. Check the status of the D\_A flag and the I2COV flag in the I2CSTAT register when executing the I<sup>2</sup>C slave service routine.
- 3. If the D\_A flag is cleared and the I2COV flag are set, an invalid data byte was received but a valid address byte was received. The overflow condition occurred because the I<sup>2</sup>C receive buffer was overflowing with previous I<sup>2</sup>C data transfers between other I<sup>2</sup>C nodes. This condition only occurs after a valid slave address was detected.
- 4. Clear the I2COV flag and perform a dummy read of the I<sup>2</sup>C receiver buffer, I2CRCV, to clear the RBF bit and recover the valid address byte. This action will also avoid the loss of the next data byte due to an overflow condition.
- Verify that the recovered address byte matches the current slave address byte. If they match, the next data to be received is a valid data byte.
- 6. If the D\_A flag and the I2COV flag are both set, a valid data byte was received and a previous valid data byte was lost. It will be necessary to code for handling this overflow condition.

# **Affected Silicon Revisions**

B1	B2			
Χ	Х			

# 30. Module: PWM

If the PTDIR bit is set (when PTMR is counting down), and the CPU execution is halted (after a breakpoint is reached), PTMR will start counting up as if PTDIR was zero.

### Work around

None.

B1	B2			
Χ	Х			

### 31. Module: I/O

If the user application enables the auto-baud feature in the UART module, the I/O pin multiplexed with the IC1 (Input Capture) pin cannot be used as a digital input. However, the external interrupt function (INT1) can be used.

# Work around

None.

### **Affected Silicon Revisions**

B1	B2			
Х	Χ			

# 32. Module: I<sup>2</sup>C

If there are two I<sup>2</sup>C devices on the bus, one of them is acting as the Master receiver and the other as the Slave transmitter. If both devices are configured for 10-bit addressing mode, and have the same value in the A10 and A9 bits of their addresses, then when the Slave select address is sent from the Master, both the Master and Slave acknowledge it. When the Master sends out the read operation, both the Master and the Slave enter into Read mode and both of them transmit the data. The resultant data will be the ANDing of the two transmissions.

# Work around

In all I<sup>2</sup>C devices, the addresses as well as bits A10 and A9 should be different.

### **Affected Silicon Revisions**

B1	B2			
Χ	Х			

# 33. Module: Timer

When the timer is being operated in Asynchronous mode using the secondary oscillator (32.768 kHz) and the device is put into Sleep mode, a clock switch to any other oscillator mode before putting the device to Sleep prevents the timer from waking the device from Sleep.

# Work around

Do not clock switch to any other oscillator mode if the timer is being used in Asynchronous mode using the secondary oscillator (32.768 kHz).

### **Affected Silicon Revisions**

B1	B2			
Х	Х			

### 34. Module: PLL

The PLL LOCK Status bit (OSCCON<5>) can occasionally get cleared and generate an oscillator failure trap even when the PLL is still locked and functioning correctly.

# Work around

The user application must include an oscillator failure trap service routine. In the trap service routine, first inspect the status of the Clock Failure Status bit (OSCCON<3>). If this bit is clear, return from the trap service routine immediately and continue program execution.

# **Affected Silicon Revisions**

B1	ı	B2			
Х		Х			

# 35. Module: PSV Operations

An address error trap occurs in certain addressing modes when accessing the first four bytes of an PSV page. This only occurs when using the following addressing modes:

- MOV.D
- Register Indirect Addressing (word or byte mode) with pre/post-decrement

### Work around

Do not perform PSV accesses to any of the first four bytes using the above addressing modes. For applications using the C language, MPLAB C30 version 3.11 or higher, provides the following command-line switch that implements a work around for the erratum.

-merrata=psv\_trap

Refer to the readme.txt file in the MPLAB C30 v3.11 tool suite for further details.

B1	B2			
Χ	Χ			

# 36. Module: I<sup>2</sup>C

In 10-bit Addressing mode, some address matches don't set the RBF flag or load the receive register I2CxRCV, if the lower address byte matches the reserved addresses. In particular, these include all addresses with the form XX0000XXXX and XX1111XXXX, with the following exceptions:

- 001111000X
- 011111001X
- 101111010X
- 111111011X

### Work around

Ensure that the lower address byte in 10-bit Addressing mode does not match any 7-bit reserved addresses.

### **Affected Silicon Revisions**

B1	B2			
Χ	Χ			

# 37. Module: I<sup>2</sup>C

When the  $I^2C$  module is configured as a 10-bit slave with and address of 0x102, the I2CxRCV register content for the lower address byte is 0x01 rather than 0x02; however, the module acknowledges both address bytes.

### Work around

None.

# **Affected Silicon Revisions**

B1	B2			
Χ	Х			

# 38. Module: I<sup>2</sup>C

When the I<sup>2</sup>C module is enabled by setting the I2CEN bit in the I2CCON register, the dsPIC DSC device generates a glitch on the SDA and SCL pins. This glitch falsely indicates "Communication Start" to all devices on the I<sup>2</sup>C bus, and can cause a bus collision in a multi-master configuration.

Additionally, when the I2CEN bit is set, the S and P bits of the I<sup>2</sup>C module are set to values '1' and '0', respectively, which indicate a "Communication Start" condition.

### Work arounds

To avoid this issue, either of the following two work arounds can be implemented, depending on the application requirements.

### Work around 1:

In a single-master environment, add a delay between enabling the I<sup>2</sup>C module and the first data transmission. The delay should be equal to or greater than the time it takes to transmit two data bits.

In the multi-master configuration, in addition to the delay, all other I<sup>2</sup>C masters should be synchronized and wait for the I<sup>2</sup>C module to be initialized before initiating any kind of communication.

#### Work around 2:

In dsPIC DSC devices in which the I<sup>2</sup>C module is multiplexed with other modules that have precedence in the use of the pin, it is possible to avoid this glitch by enabling the higher priority module before enabling the I<sup>2</sup>C module.

Use the following procedure to implement this work around:

- Enable the higher priority peripheral module that is multiplexed on the same pins as the I<sup>2</sup>C module.
- 2. Set up and enable the I<sup>2</sup>C module.

Disable the higher priority peripheral module that was enabled in step 1.

Note: Work around 2 works only for devices that share the SDA and SCL pins with another peripheral that has a higher precedence over the port latch, such as the UART. The priority is shown in the pin diagram located in the data sheet. For example, if the SDA and SCL pins are shared with the UART and SPI pins, and the UART has higher precedence on the port latch pin.

B1	B2			
Χ	Х			

### 39. Module: CAN

CAN Receive filters 3, 4 and 5 may not work for a given combination of instruction cycle speed and CAN bit time quanta.

# Work around

Do not use CAN RX filters 3, 4 and 5. Instead, use filters 0, 1 and 2.

# **Affected Silicon Revisions**

B1	B2			
Х	Х			

# 40. Module: Flash Memory

If a device Reset occurs while an RTSP operation is ongoing, code execution after the reset may lead to an Address Error Trap.

### Work around

The user should define an Address Error Trap service routine as shown in Example 17 in order to allow normal code execution to continue.

### **EXAMPLE 17:**

AddressE	Error:
bclr	RCON, #TRAPR ;Clear the Trap
	;Reset Flag Bit
bclr	INTCON1, #ADDRERR ;Clear the
	;Address Error
	trap flag bit;
reset	;Software reset

# **Affected Silicon Revisions**

B1	B2			
Χ				

# 41. Module: Interrupt Controller

A specific write sequence for Interrupt Priority Control 2 (IPC2) SFR is required to prevent possible data corruption in the Interrupt Enable Control 2 (IEC2) SFR. Interrupts must be disabled during this IPC2 SFR write sequence.

### Work around

An example of this write sequence is shown in Example 18.

### **EXAMPLE 18:**

When coding in C, the write sequence shown above can be implemented using inline assembly instructions. The equivalent write sequence using the C30 compiler is shown in Example 19.

# **EXAMPLE 19:**

B1	B2			
Х				

### 42. Module: QEI

When the TQCS and TQGATE bits in the QEIxCON register are set, a QEI interrupt should be generated after an input pulse on the QEA input. This interrupt is not generated in the affected silicon.

# Work around

None.

# **Affected Silicon Revisions**

B1	B2			
Χ	Χ			

### 43. Module: QEI

When the TQCS and TQGATE bits in the QEIx-CON register are set, the POSCNT counter should not increment but erroneously does, and if allowed to increment to match MAXCNT, a QEI interrupt will be generated.

# Work around

To prevent the erroneous increment of POSCNT while running the QEI in Timer Gated Accumulation mode, initialize MAXCNT = 0.

### **Affected Silicon Revisions**

B1	B2			
Χ	Χ			

# 44. Module: ADC

If the ADC module is in an enabled state when the device enters Sleep mode as a result of executing a PWRSAV #0 instruction, the device power-down current (IPD) may exceed the specifications listed in the device data sheet. This may happen even if the ADC module is disabled by clearing the ADON bit prior to entering Sleep mode.

### Work around

In order to remain within the IPD specifications listed in the device data sheet, the user software must completely disable the ADC module by setting the ADC Module Disable bit in the corresponding Peripheral Module Disable (PMDx) register, prior to executing a PWRSAV #0 instruction.

B1	B2			
Χ	Χ			

# **Data Sheet Clarifications**

The following typographic corrections and clarifications are to be noted for the latest version of the device data sheet (DS70119**E**):

**Note:** Corrections are shown in **bold**. Where possible, the original bold text formatting has been removed for clarity.

# 1. Module: DC Characteristics: I/O Pin Input Specifications

The maximum value for parameter DI19 (VIL specifications for SDAx and SCLx pins) and the minimum value for parameter DI29 (VIH specifications for SDAx and SCLx pins) were stated incorrectly in Table 24-8 of the current device data sheet. The correct values are shown in bold type in Table 6.

TABLE 6: DC CHARACTERISTICS: I/O PIN INPUT SPECIFICATIONS

DC CHA	DC CHARACTERISTICS			Standard Operating Conditions: 3.3V and 5.0V (±10%) (unless otherwise stated) Operating temperature -40°C ≤TA ≤+85°C for Industrial -40°C ≤TA ≤+125°C for Extended						
Param No.	Symbol	Characteristic	Min	Тур	Max	Units	Conditions			
	VIL	Input Low Voltage								
DI19		SDA, SCL	Vss	-	0.8	V	SMbus enabled			
	VIH	Input High Voltage								
DI29		SDA, SCL	2.1	_	Vdd	V	SMbus enabled			

# APPENDIX A: REVISION HISTORY

### Rev A Document (4/2009)

Initial release of this document; issued for revision B1 and B2 silicon.

Includes silicon issues 1 (Data EEPROM), 2-4 (CPU), 5 (PSV Operations), 6-7 (CPU), 8 (Interrupt Controller), 9-10 (CPU), 11 (Timers), 12-13 (Output Compare), 14 (QEI), 15-16 (ADC), 17-20 (PWM), 21 (CAN), 22 (Flash Memory), 23 (VDD Operating Voltage), 24 (PLL), 25 (Interrupt Controller), 26 (PLL), 27 (QEI), 28 (Sleep Mode), 29 (I<sup>2</sup>C), 30 (PWM), 31 (I/O), 32 (I<sup>2</sup>C), 33 (Timer), 34 (PLL), 35 (PSV Operations), 36-38 (I<sup>2</sup>C), 39 (CAN), 40 (Flash Memory) and 41 (Interrupt Controller).

This document replaces the following errata documents:

- DS80182, "dsPIC30F6010 Rev. B1 Silicon Errata"
- DS80195, "dsPIC30F6010 Rev. B2 Silicon Errata"

### Rev B Document (8/2009)

Updated silicon issue 25 (Interrupt Controller).

Added silicon issues 42 (QEI) and 43 (QEI).

# Rev C Document (2/2010)

Updated silicon issue 25 (Interrupt Controller).

# Rev D Document (6/2010)

Added silicon issue 44 (ADC) and data sheet clarification 1 (DC Characteristics: I/O Pin Input Specifications).

aar	$\mathbf{n}$	つつ	C	$\mathbf{n}$	$\mathbf{\Omega}$
dsl	716	,5U	וס	UΊ	W

NOTES:

# Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specification contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is one of the most secure families of its kind on the market today, when used in the
  intended manner and under normal conditions.
- There are dishonest and possibly illegal methods used to breach the code protection feature. All of these methods, to our knowledge, require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Most likely, the person doing so is engaged in theft of intellectual property.
- Microchip is willing to work with the customer who is concerned about the integrity of their code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of their code. Code protection does not mean that we are guaranteeing the product as "unbreakable."

Code protection is constantly evolving. We at Microchip are committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications. MICROCHIP MAKES NO REPRESENTATIONS OR WARRANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION, INCLUDING BUT NOT LIMITED TO ITS CONDITION, QUALITY, PERFORMANCE, MERCHANTABILITY OR FITNESS FOR PURPOSE. Microchip disclaims all liability arising from this information and its use. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights.

#### **Trademarks**

The Microchip name and logo, the Microchip logo, dsPIC, KEELOQ, KEELOQ logo, MPLAB, PIC, PICmicro, PICSTART, PIC<sup>32</sup> logo, rfPIC and UNI/O are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

FilterLab, Hampshire, HI-TECH C, Linear Active Thermistor, MXDEV, MXLAB, SEEVAL and The Embedded Control Solutions Company are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Analog-for-the-Digital Age, Application Maestro, CodeGuard, dsPICDEM, dsPICDEM.net, dsPICworks, dsSPEAK, ECAN, ECONOMONITOR, FanSense, HI-TIDE, In-Circuit Serial Programming, ICSP, Mindi, MiWi, MPASM, MPLAB Certified logo, MPLIB, MPLINK, mTouch, Octopus, Omniscient Code Generation, PICC, PICC-18, PICDEM, PICDEM.net, PICkit, PICtail, REAL ICE, rfLAB, Select Mode, Total Endurance, TSHARC, UniWinDriver, WiperLock and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

SQTP is a service mark of Microchip Technology Incorporated in the U.S.A.

All other trademarks mentioned herein are property of their respective companies.

© 2010, Microchip Technology Incorporated, Printed in the U.S.A., All Rights Reserved.

Printed on recycled paper.

ISBN: 978-1-60932-259-5

QUALITY MANAGEMENT SYSTEM

CERTIFIED BY DNV

ISO/TS 16949:2002

Microchip received ISO/TS-16949:2002 certification for its worldwide headquarters, design and wafer fabrication facilities in Chandler and Tempe, Arizona; Gresham, Oregon and design centers in California and India. The Company's quality system processes and procedures are for its PIC® MCUs and dsPIC® DSCs, KEELOQ® code hopping devices, Serial EEPROMs, microperipherals, nonvolatile memory and analog products. In addition, Microchip's quality system for the design and manufacture of development systems is ISO 9001:2000 certified.



# Worldwide Sales and Service

### **AMERICAS**

**Corporate Office** 

2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support:

http://support.microchip.com

Web Address: www.microchip.com

Atlanta

Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

**Boston** 

Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca. IL

Tel: 630-285-0071 Fax: 630-285-0075

Cleveland

Independence, OH Tel: 216-447-0464 Fax: 216-447-0643

Dallas

Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit

Farmington Hills, MI Tel: 248-538-2250 Fax: 248-538-2260

Kokomo

Kokomo, IN Tel: 765-864-8360 Fax: 765-864-8387

Los Angeles

Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608

Santa Clara

Santa Clara, CA Tel: 408-961-6444 Fax: 408-961-6445

Toronto

Mississauga, Ontario, Canada

Canaua

Tel: 905-673-0699 Fax: 905-673-6509

### ASIA/PACIFIC

**Asia Pacific Office** 

Suites 3707-14, 37th Floor Tower 6, The Gateway Harbour City, Kowloon

Hong Kong Tel: 852-2401-1200

Fax: 852-2401-3431

Australia - Sydney

Tel: 61-2-9868-6733 Fax: 61-2-9868-6755

China - Beijing

Tel: 86-10-8528-2100 Fax: 86-10-8528-2104

China - Chengdu

Tel: 86-28-8665-5511 Fax: 86-28-8665-7889

China - Chongqing

Tel: 86-23-8980-9588 Fax: 86-23-8980-9500

China - Hong Kong SAR

Tel: 852-2401-1200 Fax: 852-2401-3431

China - Nanjing

Tel: 86-25-8473-2460 Fax: 86-25-8473-2470

China - Qingdao

Tel: 86-532-8502-7355 Fax: 86-532-8502-7205

China - Shanghai

Tel: 86-21-5407-5533 Fax: 86-21-5407-5066

China - Shenyang

Tel: 86-24-2334-2829 Fax: 86-24-2334-2393

China - Shenzhen

Tel: 86-755-8203-2660 Fax: 86-755-8203-1760

China - Wuhan

Tel: 86-27-5980-5300 Fax: 86-27-5980-5118

China - Xian

Tel: 86-29-8833-7252 Fax: 86-29-8833-7256

China - Xiamen

Tel: 86-592-2388138 Fax: 86-592-2388130

China - Zhuhai Tel: 86-756-3210040

Fax: 86-756-3210049

#### ASIA/PACIFIC

India - Bangalore

Tel: 91-80-3090-4444 Fax: 91-80-3090-4123

India - New Delhi

Tel: 91-11-4160-8631 Fax: 91-11-4160-8632

India - Pune

Tel: 91-20-2566-1512 Fax: 91-20-2566-1513

Japan - Yokohama

Tel: 81-45-471- 6166 Fax: 81-45-471-6122

Korea - Daegu

Tel: 82-53-744-4301 Fax: 82-53-744-4302

Korea - Seoul

Tel: 82-2-554-7200 Fax: 82-2-558-5932 or 82-2-558-5934

Malaysia - Kuala Lumpur

Tel: 60-3-6201-9857 Fax: 60-3-6201-9859

Malaysia - Penang

Tel: 60-4-227-8870 Fax: 60-4-227-4068

Philippines - Manila Tel: 63-2-634-9065

Fax: 63-2-634-9069

Singapore

Tel: 65-6334-8870 Fax: 65-6334-8850

Taiwan - Hsin Chu

Tel: 886-3-6578-300 Fax: 886-3-6578-370

Taiwan - Kaohsiung

Tel: 886-7-536-4818 Fax: 886-7-536-4803

Taiwan - Taipei

Tel: 886-2-2500-6610 Fax: 886-2-2508-0102

Thailand - Bangkok

Tel: 66-2-694-1351 Fax: 66-2-694-1350

### **EUROPE**

Austria - Wels

Tel: 43-7242-2244-39 Fax: 43-7242-2244-393 Denmark - Copenhagen

Tel: 45-4450-2828 Fax: 45-4485-2829

France - Paris

Tel: 33-1-69-53-63-20 Fax: 33-1-69-30-90-79

**Germany - Munich** 

Tel: 49-89-627-144-0 Fax: 49-89-627-144-44

Italy - Milan

Tel: 39-0331-742611 Fax: 39-0331-466781

Netherlands - Drunen

Tel: 31-416-690399 Fax: 31-416-690340

Spain - Madrid

Tel: 34-91-708-08-90 Fax: 34-91-708-08-91 **UK - Wokingham** 

Tel: 44-118-921-5869 Fax: 44-118-921-5820

01/05/10