

# **STW20N95DK5**, **STWA20N95DK5**

# N-channel 950 V, 0.275 Ω typ., 18 A, MDmesh™ DK5 Power MOSFETs in TO-247 and TO-247 long leads packages

Datasheet - production data





Figure 1: Internal schematic diagram



#### **Features**

Order code	V <sub>DS</sub>	R <sub>DS(on)</sub> max.	ΙD
STW20N95DK5	050.\/	0.330.0	18 A
STWA20N95DK5	950 V	0.330 Ω	10 A

- Fast-recovery body diode
- Best R<sub>DS(on)</sub> x area
- Low gate charge, input capacitance and resistance
- 100% avalanche tested
- Extremely high dv/dt ruggedness

## **Applications**

Switching applications

### **Description**

These very high voltage N-channel Power MOSFETs are part of the MDmesh  $^{\text{TM}}$  DK5 fast recovery diode series. The MDmesh  $^{\text{TM}}$  DK5 combines very low recovery charge ( $Q_{\text{rr}}$ ) and recovery time ( $t_{\text{rr}}$ ) with an excellent improvement in  $R_{DS(on)}$  \* area and one of the most effective switching behaviors, ideal for half bridge and full bridge converters.

**Table 1: Device summary** 

Order code	Marking	Package	Packing
STW20N95DK5	20N95DK5	TO-247	Tubo
STWA20N95DK5	20195DK5	TO-247 long leads	Tube

# Contents

1	Electric	al ratings	3
2	Electric	cal characteristics	4
	2.1	Electrical characteristics (curves)	6
3	Test cir	cuits	9
4	Packag	e information	10
	4.1	TO-247 package information	10
	4.2	TO-247 long leads package information	12
5	Revisio	n history	14

# 1 Electrical ratings

Table 2: Absolute maximum ratings

Symbol	Parameter	Value	Unit
V <sub>G</sub> s	Gate-source voltage	±30	V
$I_D$	Drain current (continuous) at T <sub>C</sub> = 25 °C	18	V
l <sub>D</sub>	Drain current (continuous) at T <sub>C</sub> = 100 °C	11	Α
I <sub>DM</sub> <sup>(1)</sup>	Drain current (pulsed)	72	Α
P <sub>TOT</sub>	Total dissipation at T <sub>C</sub> = 25 °C	250	W
dv/dt <sup>(2)</sup>	Peak diode recovery voltage slope	50	V/ns
dv/dt <sup>(3)</sup>	MOSFET dv/dt ruggedness	50	V/ns
T <sub>stg</sub>	Storage temperature range	-55 to 150	°C
Tj	Operating junction temperature range	-55 (0 150	

#### Notes:

**Table 3: Avalanche characteristics** 

Symbol	Parameter	Value	Unit
R <sub>thj-case</sub>	Thermal resistance junction-case	0.5	°C/W
R <sub>thj-amb</sub>	Thermal resistance junction-ambient	50	°C/W

Table 4: Thermal data

Symbol	Parameter	Value	Unit
I <sub>AR</sub>	Maximum current during repetitive or single pulse avalanche	6	Α
E <sub>AS</sub>	Single pulse avalanche energy (starting $T_J = 25$ °C, $I_D = I_{AR}$ , $V_{DD} = 50$ V)	520	mJ

<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area

 $<sup>^{(2)}</sup>I_{SD} \leq 8.5$  A, di/dt  $\leq 400$  A/µs, V<sub>DS</sub> peak  $\leq$  V<sub>(BR)DSS</sub>, V<sub>DD</sub> = 475 V

 $<sup>^{(3)}</sup>V_{DS} \le 760 \text{ V}$ 

### 2 Electrical characteristics

(T<sub>CASE</sub> = 25 °C unless otherwise specified)

Table 5: On/off states

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
$V_{(BR)DSS}$	Drain-source breakdown voltage	I <sub>D</sub> = 1 mA, V <sub>GS</sub> = 0 V	950			V
	Zoro gato voltago drain	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 950 V			10	μΑ
I <sub>DSS</sub>	I <sub>DSS</sub> Zero gate voltage drain current	$V_{GS} = 0 \text{ V}, V_{DS} = 950 \text{ V},$ $T_{C} = 125 ^{\circ}\text{C}^{(1)}$			100	μΑ
Igss	Gate source leakage current	V <sub>DS</sub> = 0 V, V <sub>GS</sub> = ± 20 V			±2	μΑ
V <sub>GS(th)</sub>	Gate threshold voltage	$V_{DD} = V_{GS}$ , $I_D = 100 \mu A$	3	4	5	V
R <sub>DS(on)</sub>	Static drain-source on-resistance	V <sub>G</sub> S = 10 V, I <sub>D</sub> = 9 A		0.275	0.330	Ω

#### Notes:

**Table 6: Dynamic** 

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
C <sub>iss</sub>	Input capacitance		-	1600	-	pF
Coss	Output capacitance	V <sub>DS</sub> = 100 V, f = 1 MHz,	-	76	ı	pF
Crss	Reverse transfer capacitance	Ves= 0 V	-	5	-	pF
C <sub>o(tr)</sub> (1)	Time- related equivalent capacitance	V 0 V V 0 to 760 V	-	169	ı	pF
C <sub>o(er)</sub> <sup>(2)</sup>	Energy-related equivalent capacitance	$V_{GS} = 0 \text{ V}, V_{DS} = 0 \text{ to } 760 \text{ V}$	-	60	ı	pF
Rg	Intrinsic gate resistance	f =1 MHz, I <sub>D</sub> = 0 A	-	4	ı	Ω
Qg	Total gate charge	$V_{DD} = 760 \text{ V}, I_D = 18 \text{ A},$	-	50.7	-	nC
Qgs	Gate source charge	V <sub>GS</sub> = 0 to 10 V (see Figure 16: "Test circuit for	-	7.8	-	nC
Q <sub>gd</sub>	Gate drain charge	gate charge behavior")	-	34.2	-	nC

#### Notes:

577

<sup>&</sup>lt;sup>(1)</sup>Defined by design, not subject to production test

 $<sup>^{(1)}</sup>$ Co<sub>(tr)</sub> is defined as the constant equivalent capacitance giving the same charging time as Coss when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>.

 $<sup>^{(2)}</sup>$ Co<sub>(er)</sub> is defined as the constant equivalent capacitance giving the same stored energy as Coss when V<sub>DS</sub> increases from 0 to 80% V<sub>DSS</sub>.

Table 7: Switching times

Table 11 Chinesing amos						
Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t <sub>d(on)</sub>	Turn-on delay time	$V_{DS} = 475 \text{ V}, I_{D} = 9 \text{ A}, R_{G} = 4.7 \Omega,$	-	23	-	ns
tr	Rise time	V <sub>GS</sub> = 10 V (see Figure 15: "Test circuit for		23	-	ns
t <sub>d(off)</sub>	Turn-off delay time	resistive load switching times"	-	74	-	ns
t <sub>f</sub>	Fall time	and Figure 20: "Switching time waveform")	-	25.4	1	ns

#### Table 8: Source-drain diode


Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
I <sub>SD</sub>	Source-drain current		ı		18	Α
I <sub>SDM</sub> <sup>(1)</sup>	Source-drain current (pulsed)		-		72	Α
V <sub>SD</sub> <sup>(2)</sup>	Forward on voltage	I <sub>SD</sub> = 18 A, V <sub>GS</sub> = 0 V	ı		1.5	V
t <sub>rr</sub>	Reverse recovery time	I <sub>SD</sub> = 9 A, di/dt = 100 A/μs,	ı	150		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}$ (see Figure 17: "Test circuit for	-	1		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	13.5		Α
t <sub>rr</sub>	Reverse recovery time	$I_{SD} = 9 \text{ A, di/dt} = 100 \text{ A/µs,}$	1	264		ns
Qrr	Reverse recovery charge	$V_{DD} = 60 \text{ V}, T_j = 150 \text{ °C}$ (see Figure 17: "Test circuit for		2.9		μC
I <sub>RRM</sub>	Reverse recovery current	inductive load switching and diode recovery times")	-	22		Α


#### Notes:


<sup>&</sup>lt;sup>(1)</sup>Pulse width limited by safe operating area


 $<sup>^{(2)}</sup>$ Pulsed: pulse duration = 300  $\mu$ s, duty cycle 1.5%.


## 2.1 Electrical characteristics (curves)












**577** 


6/15


Figure 8: Capacitance variations C (pF) GIPG061120171011CVR 10<sup>4</sup> C<sub>ISS</sub> 10<sup>3</sup> 10<sup>2</sup> Coss f = 1 MHz10<sup>1</sup>  $C_{\text{RSS}}$ 10<sup>0</sup>  $\bar{V}_{DS}\left(V\right)$ 10° 10<sup>1</sup> 10<sup>2</sup> 10<sup>-1</sup>


E<sub>OSS</sub> GIPG061120171011EOS (µJ) 24 20 16 12 12 8 4 4 0 0 150 300 450 600 750 900 V<sub>DS</sub> (V)

Figure 10: Normalized gate threshold voltage vs temperature V<sub>GS(th)</sub> (norm.) GIPG061120171017VTH  $I_D = 100 \, \mu A$ 1.1 1.0 0.9 0.8 0.7 0.6 -75 ₸<sub>j</sub> (°C) -25 25 75 125









## 3 Test circuits

Figure 15: Test circuit for resistive load switching times

Figure 15: Test circuit for resistive load switching times

Figure 15: Test circuit for resistive load switching times

Figure 15: Test circuit for resistive load switching times


Figure 16: Test circuit for gate charge behavior


12 V 47 kΩ 100 nF 1 kΩ


Vos 1 1 kΩ

Vos 1 1 kΩ

AM01469v1







# 4 Package information

In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK® packages, depending on their level of environmental compliance. ECOPACK® specifications, grade definitions and product status are available at: **www.st.com**. ECOPACK® is an ST trademark.

## 4.1 TO-247 package information

HEAT-SINK PLANE S Ľ2 *b1 b2* BACK VIEW 0075325 9

Figure 21: TO-247 package outline

Table 9: TO-247 package mechanical data

Dim		mm	
Dim.	Min.	Тур.	Max.
Α	4.85		5.15
A1	2.20		2.60
b	1.0		1.40
b1	2.0		2.40
b2	3.0		3.40
С	0.40		0.80
D	19.85		20.15
Е	15.45		15.75
е	5.30	5.45	5.60
L	14.20		14.80
L1	3.70		4.30
L2		18.50	
ØP	3.55		3.65
ØR	4.50		5.50
S	5.30	5.50	5.70

# 4.2 TO-247 long leads package information

Figure 22: TO-247 long leads package outline




Table 10: TO-247 long leads package mechanical data

		mm	
Dim.	Min.	Тур.	Max.
А	4.90	5.00	5.10
A1	2.31	2.41	2.51
A2	1.90	2.00	2.10
b	1.16		1.26
b2			3.25
b3			2.25
С	0.59		0.66
D	20.90	21.00	21.10
Е	15.70	15.80	15.90
E2	4.90	5.00	5.10
E3	2.40	2.50	2.60
е	5.34	5.44	5.54
L	19.80	19.92	20.10
L1			4.30
Р	3.50	3.60	3.70
Q	5.60		6.00
S	6.05	6.15	6.25

# 5 Revision history

**Table 11: Document revision history** 

Date	Revision	Changes
10-May-2017	1	Initial release
06-Nov-2017	2	Datasheet promoted from preliminary data to production data.  Modified title and features table on cover page  Modified Table 2: "Absolute maximum ratings", Table 4: "Thermal data", Table 5: "On/off states", Table 6: "Dynamic", Table 7: "Switching times" and Table 8: "Source-drain diode".  Added Section 2.1: "Electrical characteristics (curves)".  Minor text changes.

#### **IMPORTANT NOTICE - PLEASE READ CAREFULLY**

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2017 STMicroelectronics - All rights reserved

