# **Power MOSFET**

# 30 V, 35 A, Single N-Channel, SO-8 Flat Lead Package

#### **Features**

- Thermally and Electrically Enhanced Packaging Compatible with Standard SO–8 Package Footprint
- New Package Provides Capability of Inspection and Probe After Board Mounting
- Ultra Low R<sub>DS(on)</sub> (at 4.5 V<sub>GS</sub>), Low Gate Resistance and Low Q<sub>G</sub>
- Optimized for Low Side Synchronous Applications
- High Speed Switching Capability
- These are Pb-Free Devices

### **Applications**

- Notebook Computer Vcore Applications
- Network Applications
- DC-DC Converters

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Rating		Symbol	Value	Unit	
Drain-to-Source Voltage			V <sub>DSS</sub>	30	V
Gate-to-Source Voltage			$V_{GS}$	±20	V
Continuous Drain	Steady	T <sub>A</sub> = 25°C	I <sub>D</sub>	22	Α
Current (Note 1)	State	T <sub>A</sub> = 85°C		16	
	t ≤10 s	T <sub>A</sub> = 25°C		35	
Power Dissipation (Note 1)	Steady State T <sub>A</sub> = 25°C		P <sub>D</sub>	2.7	W
	t ≤10 s			7.2	
Continuous Drain		T <sub>A</sub> = 25°C	I <sub>D</sub>	13.5	Α
Current (Note 2)		T <sub>A</sub> = 85°C		10	
Power Dissipation (Note 2)	Steady State	T <sub>A</sub> = 25°C	$P_{D}$	1.1	W
Power Dissipation R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 25°C	P <sub>D</sub>	96.2	W
Pulsed Drain Current	t <sub>p</sub> = 10 μs		I <sub>DM</sub>	288	Α
Operating Junction and Storage Temperature		T <sub>J</sub> , T <sub>stg</sub>	–55 to 150	°C	
Continuous Source Current (Body Diode)			Is	6.0	Α
Single Pulse Drain-to-Source Avalanche Energy ( $V_{DD}$ = 30 V, $V_{GS}$ = 10 V, $I_{PK}$ = 30 A, L = 1 mH, $R_G$ = 25 $\Omega$ )			E <sub>AS</sub>	450	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)		TL	260	°C	

Stresses exceeding Maximum Ratings may damage the device. Maximum Ratings are stress ratings only. Functional operation above the Recommended Operating Conditions is not implied. Extended exposure to stresses above the Recommended Operating Conditions may affect device reliability.


- Surface-mounted on FR4 board using 1" sq. pad size (Cu area = 650 mm<sup>2</sup> [1 oz] including traces).
- Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 50 mm<sup>2</sup>).




# ON Semiconductor®

#### http://onsemi.com

V <sub>(BR)DSS</sub>	R <sub>DS(on)</sub> TYP	I <sub>D</sub> MAX		
30 V	1.8 mΩ @ 10 V	35 A		
30 V	2.7 mΩ @ 4.5 V	05 A		







**MARKING** 

4108N = Specific Device Code A = Assembly Location

Y = Year
W = Work Week
ZZ = Lot Traceability

#### **ORDERING INFORMATION**

Device	Package	Shipping <sup>†</sup>
NTMFS4108NT1G	SO-8 FL (Pb-Free)	1500 Tape / Reel
NTMFS4108NT3G	SO-8 FL (Pb-Free)	5000 Tape / Reel

†For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specification Brochure, BRD8011/D.


# THERMAL RESISTANCE RATINGS

Rating	Symbol	Max	Unit
Junction-to-Case (Drain Terminal)	$R_{ heta JC}$	1.3	°C/W
Junction-to-Ambient - Steady State (Note 3)	$R_{ heta JA}$	45.7	
Junction-to-Ambient - t ≤ 10 s (Note 3)	$R_{ heta JA}$	17.3	
Junction-to-Ambient - Steady State (Note 4)	$R_{ heta JA}$	117	

Characteristic	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS	•						
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		30			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /T <sub>J</sub>				21		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 24 V	T <sub>J</sub> = 25°C			1.0	μΑ
			T <sub>J</sub> = 125°C			25	7
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub> =				100	nA
ON CHARACTERISTICS (Note 5)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D = 3$	250 μΑ	1.0		2.5	V
Negative Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	33 23. 2			7.5		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 4.5 V, I <sub>D</sub> =	= 19 A		2.7	3.4	mΩ
		V <sub>GS</sub> = 10 V, I <sub>D</sub> = 21 A			1.8	2.2	1
Forward Transconductance	9FS	V <sub>DS</sub> = 15 V, I <sub>D</sub> = 10 A			25		S
CHARGES, CAPACITANCES AND GATE R	ESISTANCE						•
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, f = 1.0 MHz, V <sub>DS</sub> = 15 V			6000		pF
Output Capacitance	C <sub>OSS</sub>				1200		
Reverse Transfer Capacitance	C <sub>RSS</sub>				700		
Total Gate Charge	Q <sub>G(TOT)</sub>				54		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>	$V_{GS} = 4.5 \text{ V}, V_{DS} = 24 \text{ V}, I_D = 21 \text{ A}$			11		
Gate-to-Source Charge	$Q_{GS}$				16		
Gate-to-Drain Charge	$Q_{GD}$				23		
Gate Resistance	$R_{G}$				0.7		Ω
SWITCHING CHARACTERISTICS, V <sub>GS</sub> = 10	<b>V</b> (Note 6)						•
Turn-On Delay Time	t <sub>d(ON)</sub>				45		ns
Rise Time	t <sub>r</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub>	= 15 V.		60		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 1.0 \text{ A}, R_G = 6.0 \Omega$			70		
Fall Time	t <sub>f</sub>				140		
DRAIN-SOURCE DIODE CHARACTERISTI	cs				•		•
Forward Diode Voltage	V <sub>SD</sub>	V <sub>GS</sub> = 0 V, I <sub>S</sub> = 6.0 A	T <sub>J</sub> = 25°C		0.72	1.1	V
			T <sub>J</sub> = 125°C		0.65		
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V}, d_{IS}/d_t = 100 \text{ A}/\mu\text{s}, \\ I_S = 6.0 \text{ A}$			41		ns
Charge Time	ta				20		1
Discharge Time	t <sub>b</sub>				21		
Reverse Recovery Charge	Q <sub>RR</sub>				45		nC

- Surface-mounted on FR4 board using 1" sq. pad size (Cu area = 650 mm² [1 oz] including traces).
   Surface-mounted on FR4 board using the minimum recommended pad size (Cu area = 50 mm²).
   Pulse Test: Pulse Width ≤ 300 μs, Duty Cycle ≤ 2%.
   Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL PERFORMANCE CURVES**







Figure 1. On-Region Characteristics

Figure 2. Transfer Characteristics







Figure 3. On-Resistance vs. Gate-to-Source Voltage

Figure 4. On-Resistance vs. Drain Current and Gate Voltage






Figure 5. On–Resistance Variation with Temperature

Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL PERFORMANCE CURVES**




Figure 7. Capacitance Variation

Figure 8. Gate-To-Source and Drain-To-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance

Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area

# **TYPICAL PERFORMANCE CURVES**





Figure 12. FET Thermal Response

#### PACKAGE DIMENSIONS

DFN5 5x6, 1.27P (SO-8FL) CASE 488AA ISSUE G



\*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

ON Semiconductor and 📖 are registered trademarks of Semiconductor Components Industries, LLC (SCILLC). SCILLC reserves the right to make changes without further notice to any products herein. SCILLC makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does SCILLC assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. "Typical" parameters which may be provided in SCILLC data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. SCILLC does not convey any license under its patent rights nor the rights of others. SCILLC products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, or other applications intended to support or sustain life, or for any other application in which the failure of the SCILLC product could create a situation where personal injury or death may occur. Should Buyer purchase or use SCILLC products for any such unintended or unauthorized application, Buyer shall indemnify and hold SCILLC and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, and expenses, and reasonable attorney fees arising out of, directly or indirectly, any claim of personal injury or death associated with such unintended or unauthorized use, even if such claim alleges that SCILLC was negligent regarding the design or manufacture of the part. SCILLC is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

#### **PUBLICATION ORDERING INFORMATION**

#### LITERATURE FULFILLMENT:

Literature Distribution Center for ON Semiconductor P.O. Box 5163. Denver. Colorado 80217 USA **Phone**: 303–675–2175 or 800–344–3860 Toll Free USA/Canada Fax: 303-675-2176 or 800-344-3867 Toll Free USA/Canada Email: orderlit@onsemi.com

Europe, Middle East and Africa Technical Support: Phone: 421 33 790 2910 Japan Customer Focus Center

Phone: 81-3-5817-1050

Order Literature: http://www.onsemi.com/orderlit

Sales Representative

ON Semiconductor Website: www.onsemi.com

MAX

1.10

0.05

0.33

5.10

4.22

6.10

4.30

0.71

1.50

0.71

0.20

3.80